{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:35:04Z","timestamp":1762166104370,"version":"build-2065373602"},"publisher-location":"Singapore","reference-count":34,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819510207"},{"type":"electronic","value":"9789819510214"}],"license":[{"start":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T00:00:00Z","timestamp":1762214400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T00:00:00Z","timestamp":1762214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-1021-4_6","type":"book-chapter","created":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:28:43Z","timestamp":1762165723000},"page":"74-86","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Unified Synthesis Framework for\u00a0Dataflow Accelerators Through Multi-level Software and\u00a0Hardware Intermediate Representations"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2127-6011","authenticated-orcid":false,"given":"Xiaochen","family":"Hao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7241-9802","authenticated-orcid":false,"given":"Ruifan","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,11,4]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, pp. 1216\u20131225 (2012)","DOI":"10.1145\/2228360.2228584"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Canis, A., et al.: Legup: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 33\u201336 (2011)","DOI":"10.1145\/1950413.1950423"},{"key":"6_CR3","unstructured":"Hao, X., Luo, H., Wang, C., Yang, C., Yun, L.: Telos: a dataflow accelerator for sparse triangular solver of partial differential equations. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 295\u2013308. IEEE (2020)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Hao, X., Rong, H., Zhang, M., Sun, C., Jiang, H., Liang, Y.: Popa: expressing high and portable performance across spatial and vector architectures for tensor computations. In: Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 199\u2013210 (2024)","DOI":"10.1145\/3626202.3637566"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Hao, X., et al.: Productively generating a high-performance linear algebra library on FPGAs. ACM Trans. Reconfig. Technol. Syst. (2025)","DOI":"10.1145\/3723046"},{"issue":"12","key":"6_CR6","first-page":"2015","volume":"70","author":"S Huang","year":"2021","unstructured":"Huang, S., Wu, K., Jeong, H., Wang, C., Chen, D., Hwu, W.M.: Pylog: an algorithm-centric python-based FPGA programming and synthesis flow. IEEE Trans. Comput. 70(12), 2015\u20132028 (2021)","journal-title":"IEEE Trans. Comput."},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Izraelevitz, A., et al.: Reusability is FIRRTL ground: hardware construction languages, compiler frameworks, and transformations. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 209\u2013216. IEEE (2017)","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Jia, L., Luo, Z., Lu, L., Liang, Y.: Tensorlib: a spatial accelerator generation framework for tensor algebra. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), pp. 865\u2013870. IEEE (2021)","DOI":"10.1109\/DAC18074.2021.9586329"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Jia, L., Wang, Y., Leng, J., Liang, Y.: EMS: efficient memory subsystem synthesis for spatial accelerators. In: Proceedings of the 59th ACM\/IEEE Design Automation Conference, pp. 67\u201372 (2022)","DOI":"10.1145\/3489517.3530411"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Jo, G., Kim, H., Lee, J., Lee, J.: Soff: an opencl high-level synthesis framework for FPGAs. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 295\u2013308. IEEE (2020)","DOI":"10.1109\/ISCA45697.2020.00034"},{"issue":"3","key":"6_CR11","doi-asserted-by":"publisher","first-page":"563","DOI":"10.1145\/321406.321418","volume":"14","author":"RM Karp","year":"1967","unstructured":"Karp, R.M., Miller, R.E., Winograd, S.: The organization of computations for uniform recurrence equations. J. ACM (JACM) 14(3), 563\u2013590 (1967)","journal-title":"J. ACM (JACM)"},{"key":"6_CR12","unstructured":"Kung, H.T., Leiserson, C.E.: Systolic arrays (for vlsi). In: Sparse Matrix Proceedings 1978, vol.\u00a01, pp. 256\u2013282. Society for Industrial and Applied Mathematics, Philadelphia, PA, USA (1979)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Lai, Y.H., et al.: Heterocl: a multi-paradigm programming infrastructure for software-defined reconfigurable computing. In: Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 242\u2013251 (2019)","DOI":"10.1145\/3289602.3293910"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Lai, Y.H., et al.: Susy: a programming model for productive construction of high-performance systolic arrays on FPGAs. In: Proceedings of the 39th International Conference on Computer-Aided Design, pp.\u00a01\u20139 (2020)","DOI":"10.1145\/3400302.3415644"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Lattner, C., et al.: MLIR: scaling compiler infrastructure for domain specific computation. In: 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO), pp. 2\u201314. IEEE (2021)","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Lu, L., et al.: Tenet: a framework for modeling tensor dataflow based on relation-centric notation. In: 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), pp. 720\u2013733. IEEE (2021)","DOI":"10.1109\/ISCA52012.2021.00062"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Luo, Z., et al.: Rubick: a synthesis framework for spatial architectures via dataflow decomposition. In: 2023 60th ACM\/IEEE Design Automation Conference (DAC), pp.\u00a01\u20136. IEEE (2023)","DOI":"10.1109\/DAC56929.2023.10247743"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Moss, D.J., et al.: A customizable matrix multiplication framework for the intel HARPv2 Xeon+ FPGA platform: a deep learning case study. In: Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 107\u2013116 (2018)","DOI":"10.1145\/3174243.3174258"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Nigam, R., et al.: Predictable accelerator design with time-sensitive affine types. In: Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 393\u2013407 (2020)","DOI":"10.1145\/3385412.3385974"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Nigam, R., Thomas, S., Li, Z., Sampson, A.: A compiler infrastructure for accelerator generators. In: Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 804\u2013817 (2021)","DOI":"10.1145\/3445814.3446712"},{"issue":"6","key":"6_CR21","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1145\/2499370.2462176","volume":"48","author":"J Ragan-Kelley","year":"2013","unstructured":"Ragan-Kelley, J., Barnes, C., Adams, A., Paris, S., Durand, F., Amarasinghe, S.: Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. Acm Sigplan Notices 48(6), 519\u2013530 (2013)","journal-title":"Acm Sigplan Notices"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Schuiki, F., Kurth, A., Grosser, T., Benini, L.: LLHD: a multi-level intermediate representation for hardware description languages. In: Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 258\u2013271 (2020)","DOI":"10.1145\/3385412.3386024"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Sharifian, A., et al.: $$\\mu $$IR-an intermediate representation for transforming and optimizing the microarchitecture of application accelerators. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 940\u2013953 (2019)","DOI":"10.1145\/3352460.3358292"},{"issue":"4","key":"6_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3494534","volume":"27","author":"A Sohrabizadeh","year":"2022","unstructured":"Sohrabizadeh, A., Yu, C.H., Gao, M., Cong, J.: Autodse: enabling software programmers to design efficient FPGA accelerators. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 27(4), 1\u201327 (2022)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"6_CR25","unstructured":"Urbach, M., Petersen, M.B.: HLS from pytorch to system verilog with MLIR and CIRCT. In: Latte 2022 (2022)"},{"key":"6_CR26","doi-asserted-by":"crossref","unstructured":"Vanbroekhoven, P., Janssens, G., Bruynooghe, M., Catthoor, F.: A practical dynamic single assignment transformation. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 12(4), 40-es (2007)","DOI":"10.1145\/1278349.1278353"},{"key":"6_CR27","doi-asserted-by":"crossref","unstructured":"Wang, J., Guo, L., Cong, J.: AutoSA: a polyhedral compiler for high-performance systolic arrays on FPGA. In: The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 93\u2013104 (2021)","DOI":"10.1145\/3431920.3439292"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Wei, X., et al.: Automated systolic array architecture synthesis for high throughput CNN inference on FPGAs. In: Proceedings of the 54th Annual Design Automation Conference 2017, pp.\u00a01\u20136 (2017)","DOI":"10.1145\/3061639.3062207"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"Xiao, Y., Luo, Z., Zhou, K., Liang, Y.: Cement: streamlining FPGA hardware design with cycle-deterministic EHDL and synthesis. In: Proceedings of the 2024 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 211\u2013222 (2024)","DOI":"10.1145\/3626202.3637561"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Xu, R., et al.: Hestia: an efficient cross-level debugger for high-level synthesis. In: 2024 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 765\u2013779. IEEE (2024)","DOI":"10.1109\/MICRO61859.2024.00062"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Xu, R., Xiao, Y., Luo, J., Liang, Y.: Hector: a multi-level intermediate representation for hardware synthesis methodologies. In: Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design, pp.\u00a01\u20139 (2022)","DOI":"10.1145\/3508352.3549370"},{"key":"6_CR32","doi-asserted-by":"crossref","unstructured":"Ye, H., et al.: Scalehls: a new scalable high-level synthesis framework on multi-level intermediate representation. In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 741\u2013755. IEEE (2022)","DOI":"10.1109\/HPCA53966.2022.00060"},{"key":"6_CR33","unstructured":"Yuki, T.: Understanding polybench\/c 3.2 kernels. In: International Workshop on Polyhedral Compilation Techniques (IMPACT), pp.\u00a01\u20135 (2014)"},{"key":"6_CR34","doi-asserted-by":"crossref","unstructured":"Zhuang, J., Yang, Z., Zhou, P.: High performance, low power matrix multiply design on ACAP: from architecture, design challenges and DSE perspectives. In: 2023 60th ACM\/IEEE Design Automation Conference (DAC), pp.\u00a01\u20136. IEEE (2023)","DOI":"10.1109\/DAC56929.2023.10247981"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-1021-4_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T10:28:49Z","timestamp":1762165729000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-1021-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,4]]},"ISBN":["9789819510207","9789819510214"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-1021-4_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025,11,4]]},"assertion":[{"value":"4 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Athens","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 July 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 July 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.appt-conference.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}