{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T11:14:18Z","timestamp":1763982858107,"version":"3.45.0"},"publisher-location":"Singapore","reference-count":41,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819546732","type":"print"},{"value":"9789819546749","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T00:00:00Z","timestamp":1764028800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T00:00:00Z","timestamp":1764028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-4674-9_22","type":"book-chapter","created":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T11:10:19Z","timestamp":1763982619000},"page":"429-447","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Analyzing and\u00a0Mitigating the\u00a0SSB Vulnerability in\u00a0an\u00a0MDP-Equipped RISC-V Processor"],"prefix":"10.1007","author":[{"given":"Tuo","family":"Chen","sequence":"first","affiliation":[]},{"given":"Reoma","family":"Matsuo","sequence":"additional","affiliation":[]},{"given":"Ryota","family":"Shioya","sequence":"additional","affiliation":[]},{"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,11,25]]},"reference":[{"key":"22_CR1","unstructured":"Allison Randal: This is how you lose the transient execution war, http:\/\/arxiv.org\/abs\/2309.03376"},{"key":"22_CR2","unstructured":"Andes Technology: AndesCore\u2122 Processors, https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/"},{"key":"22_CR3","unstructured":"Bluespec, Inc.: RISC-V Toooba (Dec 2024), https:\/\/github.com\/bluespec\/Toooba"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"B\u0103lucea, R., Irofti, P.: Software Mitigation of RISC-V Spectre Attacks. In: Innovative Security Solutions for Information Technology and Communications: 16th International Conference, SecITC 2023, Bucharest, Romania, November 23\u201324, 2023, Revised Selected Papers. pp. 51\u201364. Springer-Verlag, Berlin, Heidelberg (Jan 2024)","DOI":"10.1007\/978-3-031-52947-4_5"},{"key":"22_CR5","unstructured":"Celio, C., Zhao, J., Gonzalez, A., Korpan, B.: RISCV-BOOM Documentation (Latest) (Apr 2021), https:\/\/docs.boom-core.org\/en\/latest\/sections\/intro-overview\/boom.html"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Chen, C., Xiang, X., Liu, C., Shang, Y., Guo, R., Liu, D., Lu, Y., Hao, Z., Luo, J., Chen, Z., Li, C., Pu, Y., Meng, J., Yan, X., Xie, Y., Qi, X.: Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). pp. 52\u201364. IEEE, Valencia, Spain (May 2020), https:\/\/ieeexplore.ieee.org\/document\/9138983\/","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"22_CR7","unstructured":"Cheng, X., Tong, F., Wang, H., Zhou, Z., Jiang, F., Mao, Y.: SpecLFB: Eliminating Cache Side Channels in Speculative Executions. pp. 631\u2013646. Philadelphia, PA, USA (Aug 2024), https:\/\/www.usenix.org\/conference\/usenixsecurity24\/presentation\/cheng-xiaoyu"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Chrysos, G.Z., Emer, J.S.: Memory dependence prediction using store sets. ACM SIGARCH Computer Architecture News 26(3), 142\u2013153 (Apr 1998), https:\/\/dl.acm.org\/doi\/10.1145\/279361.279378","DOI":"10.1145\/279361.279378"},{"key":"22_CR9","unstructured":"Fuchs, F.A., Woodruff, J., Moore, S.W., Neumann, P.G., Watson, R.N.M.: Developing a Test Suite for Transient-Execution Attacks on RISC-V and CHERI-RISC-V. In: Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021) (2021), https:\/\/carrv.github.io\/2021\/papers\/CARRV2021_paper_95_Fuchs.pdf"},{"key":"22_CR10","unstructured":"Fuchs, F.A.: Analysis of Transient-Execution Attacks on the out-of-order CHERI-RISC-V Microprocessor Toooba. Master\u2019s thesis, KTH Royal Institute of Technology, Stockholm, Sweden (2021), https:\/\/www.diva-portal.org\/smash\/record.jsf?pid=diva2%3A1538245&dswid=9628"},{"key":"22_CR11","unstructured":"Gala, N., Madhusudan, G.S., George, P., Sahoo, A., Menon, A., Kamakoti, V.: SHAKTI: An Open-Source Processor Ecosystem. Advanced Computing and Communications 2(3) (2022), https:\/\/journal.accsindia.org\/show.article.php?id=64"},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Gerlach, L., Weber, D., Zhang, R., Schwarz, M.: A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs. In: 2023 IEEE Symposium on Security and Privacy (SP). pp. 2321\u20132338. IEEE, San Francisco, CA, USA (May 2023), https:\/\/ieeexplore.ieee.org\/document\/10179399\/","DOI":"10.1109\/SP46215.2023.10179399"},{"key":"22_CR13","unstructured":"Gonzalez, A., Korpan, B., Younis, E., Zhao, J.: Spectrum: Classifying, replicating and mitigating Spectre attacks on a speculating RISC-V microarchitecture. Tech. rep., University of California at Berkeley (2019), https:\/\/people.eecs.berkeley.edu\/~kubitron\/courses\/cs262a-F18\/projects\/reports\/project4_report.pdf"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Hur, J., Song, S., Kim, S., Lee, B.: SpecDoctor: Differential Fuzz Testing to Find Transient Execution Vulnerabilities. In: Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security. pp. 1473\u20131487. CCS \u201922, Association for Computing Machinery, New York, NY, USA (Nov 2022)","DOI":"10.1145\/3548606.3560578"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Jin, H., He, Z., Qiang, W.: SpecTerminator: Blocking Speculative Side Channels Based on Instruction Classes on RISC-V. ACM Transactions on Architecture and Code Optimization 20(1) (Mar 2023)","DOI":"10.1145\/3566053"},{"key":"22_CR16","doi-asserted-by":"crossref","unstructured":"Kessler, R.: The Alpha 21264 microprocessor. IEEE Micro 19(2), 24\u201336 (Mar 1999), https:\/\/ieeexplore.ieee.org\/abstract\/document\/755465","DOI":"10.1109\/40.755465"},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"Kocher, P., Horn, J., Fogh, A., Genkin, D., Gruss, D., Haas, W., Hamburg, M., Lipp, M., Mangard, S., Prescher, T., Schwarz, M., Yarom, Y.: Spectre Attacks: Exploiting Speculative Execution. In: 2019 IEEE Symposium on Security and Privacy (SP). pp. 1\u201319. IEEE, San Francisco, CA, USA (May 2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"Lin, C.H., Su, Y.P., Chen, Y.R., Chou, Y.T., Chen, S.J.: Empirical Study of Proposed Meltdown Attack Implementation on BOOM v3. In: 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS). pp.\u00a01\u20134. IEEE, Fukuoka, Japan (Aug 2022)","DOI":"10.1109\/MWSCAS54063.2022.9859354"},{"key":"22_CR19","unstructured":"Lipp, M., Schwarz, M., Gruss, D., Prescher, T., Haas, W., Fogh, A., Horn, J., Mangard, S., Kocher, P., Genkin, D., Yarom, Y., Hamburg, M.: Meltdown: Reading Kernel Memory from User Space (2018), https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/lipp"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Mashimo, S., Fujita, A., Matsuo, R., Akaki, S., Fukuda, A., Koizumi, T., Kadomoto, J., Irie, H., Goshima, M., Inoue, K., Shioya, R.: An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In: 2019 International Conference on Field-Programmable Technology (ICFPT). pp. 63\u201371 (Dec 2019)","DOI":"10.1109\/ICFPT47387.2019.00016"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Mathure, N., Srinivasan, S.K., Ponugoti, K.K.: A Refinement-Based Approach to Spectre Invulnerability Verification. IEEE Access 10, 80949\u201380957 (2022), https:\/\/ieeexplore.ieee.org\/abstract\/document\/9846988","DOI":"10.1109\/ACCESS.2022.3195508"},{"key":"22_CR22","unstructured":"MIT CSAIL CSG: RISC-V RiscyOO (Nov 2024), https:\/\/github.com\/csail-csg\/riscy-OOO"},{"key":"22_CR23","doi-asserted-by":"crossref","unstructured":"Moshovos, A., Breach, S.E., Vijaykumar, T.N., Sohi, G.S.: Dynamic speculation and synchronization of data dependences. In: Proceedings of the 24th annual international symposium on Computer architecture. pp. 181\u2013193. ISCA \u201997, Association for Computing Machinery, New York, NY, USA (May 1997), https:\/\/dl.acm.org\/doi\/10.1145\/264107.264189","DOI":"10.1145\/264107.264189"},{"key":"22_CR24","unstructured":"Ruige Lee: RISC-V Rift2Core (Jan 2025), https:\/\/github.com\/whutddk\/Rift2Core"},{"key":"22_CR25","unstructured":"Ruige Lee: RISC-V RiftCore (Jan 2025), https:\/\/github.com\/whutddk\/RiftCore"},{"key":"22_CR26","unstructured":"Ryota Shioya: RSD RISC-V Out-of-Order Superscalar Processor (Dec 2019), https:\/\/github.com\/rsd-devel\/rsd"},{"key":"22_CR27","unstructured":"Sabbagh, M., Fei, Y., Kaeli, D.: SSE-RV: Secure Speculative Execution via RISC-V Open Hardware Design. In: Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021) (2021), https:\/\/carrv.github.io\/2021\/papers\/CARRV2021_paper_22_Sabbagh.pdf"},{"key":"22_CR28","unstructured":"Shioya, R.: Konata: An Instruction Pipeline Visualizer (Mar 2018), https:\/\/github.com\/shioyadan\/Konata"},{"key":"22_CR29","unstructured":"SiFive, Inc.: SiFive FU740-C000 Manual, https:\/\/sifive.cdn.prismic.io\/sifive\/1a82e600-1f93-4f41-b2d8-86ed8b16acba_fu740-c000-manual-v1p6.pdf"},{"key":"22_CR30","unstructured":"Somisetty, M.: Performance analysis and enhancement of hardware prefetchers for Shakti I-Class processor. Project report, IIT Madras, Chennai, Tamil Nadu (Jun 2021), https:\/\/eescholars.iitm.ac.in\/sites\/default\/files\/eethesis\/ee16b141.pdf"},{"key":"22_CR31","unstructured":"SpacemiT: SpacemiT X100\u2122 Core, https:\/\/www.spacemit.com\/en\/spacemit-x100-core\/"},{"key":"22_CR32","unstructured":"SpinalHDL: NaxRiscv (Jun 2023), https:\/\/github.com\/SpinalHDL\/NaxRiscv"},{"key":"22_CR33","unstructured":"T-Head Semi: OpenC910 - XuanTie C910 GitHub repository (Mar 2024), https:\/\/github.com\/T-head-Semi\/openc910"},{"key":"22_CR34","unstructured":"Terpstra, W.: OPA: Out-of-order superscalar soft CPU. In: An open source digital design conference (ORCONF) (2015), https:\/\/github.com\/terpstra\/opa"},{"key":"22_CR35","unstructured":"UCAS: OSCPU\/NutShell (Jul 2024), https:\/\/github.com\/OSCPU\/NutShell"},{"key":"22_CR36","unstructured":"UCB-BAR: The Load\/Store Unit (LSU) \u2014 RISCV-BOOM documentation, https:\/\/docs.boom-core.org\/en\/latest\/sections\/load-store-unit.html"},{"key":"22_CR37","unstructured":"XiangShan: RISC-V XiangShan Documentation, https:\/\/docs.xiangshan.cc\/zh-cn\/latest\/"},{"key":"22_CR38","doi-asserted-by":"crossref","unstructured":"Xu, Y., Yu, Z., Tang, D., Chen, G., Chen, L., Gou, L., Jin, Y., Li, Q., Li, X., Li, Z., Lin, J., Liu, T., Liu, Z., Tan, J., Wang, H., Wang, H., Wang, K., Zhang, C., Zhang, F., Zhang, L., Zhang, Z., Zhao, Y., Zhou, Y., Zhou, Y., Zou, J., Cai, Y., Huan, D., Li, Z., Zhao, J., Chen, Z., He, W., Quan, Q., Liu, X., Wang, S., Shi, K., Sun, N., Bao, Y.: Towards Developing High Performance RISC-V Processors Using Agile Methodology. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). pp. 1178\u20131199 (Oct 2022)","DOI":"10.1109\/MICRO56248.2022.00080"},{"key":"22_CR39","doi-asserted-by":"crossref","unstructured":"Zhang, S., Wright, A., Bourgeat, T., Arvind, A.: Composable Building Blocks to Open up Processor Design. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). pp. 68\u201381 (Oct 2018), https:\/\/ieeexplore.ieee.org\/document\/8574532","DOI":"10.1109\/MICRO.2018.00015"},{"key":"22_CR40","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: Sonicboom: The 3rd generation berkeley out-of-order machine. In: Fourth Workshop on Computer Architecture Research with RISC-V. vol.\u00a05, pp.\u00a01\u20137 (2020), https:\/\/carrv.github.io\/2020\/papers\/CARRV2020_paper_15_Zhao.pdf"},{"issue":"7","key":"22_CR41","doi-asserted-by":"publisher","first-page":"963","DOI":"10.1109\/TC.2020.2997555","volume":"70","author":"L Zhao","year":"2021","unstructured":"Zhao, L., Li, P., Hou, R., Huang, M.C., Liu, P., Zhang, L., Meng, D.: Exploiting Security Dependence for Conditional Speculation Against Spectre Attacks. IEEE Trans. Comput. 70(7), 963\u2013978 (2021)","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Advances in Information and Computer Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-4674-9_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T11:10:45Z","timestamp":1763982645000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-4674-9_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,25]]},"ISBN":["9789819546732","9789819546749"],"references-count":41,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-4674-9_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,25]]},"assertion":[{"value":"25 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IWSEC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Fukuoka","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Japan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 November 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iwsec2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.iwsec.org\/2025\/index.html","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}