{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T02:49:29Z","timestamp":1767322169508,"version":"3.48.0"},"publisher-location":"Singapore","reference-count":27,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819562053","type":"print"},{"value":"9789819562060","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-6206-0_6","type":"book-chapter","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T02:45:21Z","timestamp":1767321921000},"page":"103-120","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Area-Performance Balanced Hardware Accelerator of\u00a0NTT for\u00a0Kyber"],"prefix":"10.1007","author":[{"given":"Jingyi","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingming","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,2]]},"reference":[{"key":"6_CR1","unstructured":"National Institute of Standards and Technology (NIST). FIPS 203: Module-Lattice-Based Key-Encapsulation Mechanism Standard. U.S. Department of Commerce, Washington, D.C. https:\/\/csrc.nist.gov\/pubs\/fips\/203\/final (August 2024). Accessed 14 Sept 2025"},{"key":"6_CR2","unstructured":"National Institute of Standards and Technology (NIST). FIPS 204: Module-Lattice-Based Digital Signature Standard. U.S. Department of Commerce, Washington, D.C. https:\/\/csrc.nist.gov\/pubs\/fips\/204\/final (August 2024). Accessed 14 Sept 2025"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Moenck, R.T.: Practical fast polynomial multiplication. In: Proceedings of the 3rd ACM Symposium Symbolic Algebraic Computer, pp. 136\u2013148. ACM, New York, USA (1976)","DOI":"10.1145\/800205.806332"},{"issue":"12","key":"6_CR4","first-page":"1807","volume":"69","author":"AC Mert","year":"2020","unstructured":"Mert, A.C., \u00d6zt\u00fcrk, E., Sava\u015f, E.: An extensive study of flexible design methods for the number theoretic transform. IEEE Trans. Comput. 69(12), 1807\u20131820 (2020)","journal-title":"IEEE Trans. Comput."},{"key":"6_CR5","doi-asserted-by":"publisher","first-page":"70288","DOI":"10.1109\/ACCESS.2023.3294446","volume":"11","author":"A Satriawan","year":"2023","unstructured":"Satriawan, A., Syafalni, I., Mareta, R., Anshori, I., Shalannanda, W., Barra, A.: Conceptual review on number theoretic transform and comprehensive review on its implementations. IEEE Access 11, 70288\u201370316 (2023)","journal-title":"IEEE Access"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Yaman, F., Mert, A.C., \u00d6zt\u00fcrk, E., Sava\u015f, E.: A hardware accelerator for polynomial multiplication operation of CRYSTALS-KYBER PQC Scheme. In: Proceedings of the IEEE Interenational Symposium, Hardware Oriented Secure Trust (HOST), pp. 124\u2013133. IEEE, San Jose, USA (2021)","DOI":"10.23919\/DATE51398.2021.9474139"},{"issue":"2","key":"6_CR7","doi-asserted-by":"publisher","first-page":"328","DOI":"10.46586\/tches.v2021.i2.328-356","volume":"2021","author":"Y Xing","year":"2021","unstructured":"Xing, Y., Li, S.: A compact hardware implementation of CCA-secure key exchange mechanism CRYSTALS-Kyber on FPGA. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2021(2), 328\u2013356 (2021)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Bisheh-Niasar, M., Azarderakhsh, R., Mozaffari-Kermani, M.: High-speed NTT-Based polynomial multiplication accelerator for post-quantum cryptography. In: Proceedings of the IEEE Symposium, Computer Arithmetic (ARITH), pp. 94\u2013101. IEEE, Lyngby, Denmark (2021)","DOI":"10.1109\/ARITH51176.2021.00028"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Zhang, C., Chen, W., Wu, L., Li, H.: towards efficient hardware implementation of NTT for Kyber on FPGAs. In: Proceedings of the IEEE International Symposium Circuits Syst. (ISCAS), pp. 1\u20135. IEEE, Daegu, South Korea (2021)","DOI":"10.1109\/ISCAS51556.2021.9401170"},{"issue":"11","key":"6_CR10","first-page":"4648","volume":"68","author":"R Chen","year":"2021","unstructured":"Chen, R., Yang, H., Wang, Q., Wu, Z., Peng, W.: High-performance area-efficient polynomial ring processor for CRYSTALS-Kyber on FPGAs. IEEE Trans. Circuits Syst. I 68(11), 4648\u20134659 (2021)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"3","key":"6_CR11","first-page":"1562","volume":"69","author":"W Guo","year":"2022","unstructured":"Guo, W., Li, S., Kong, L.: An efficient implementation of KYBER. IEEE Trans. Circuits Syst. II 69(3), 1562\u20131566 (2022)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"7","key":"6_CR12","first-page":"2758","volume":"69","author":"Z Ye","year":"2022","unstructured":"Ye, Z., Cheung, R.C.C., Huang, K.: PipeNTT: a pipelined number theoretic transform architecture. IEEE Trans. Circ. Syst. II 69(7), 2758\u20132762 (2022)","journal-title":"IEEE Trans. Circ. Syst. II"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Ni, Z., Zhang, C., Gao, S., Wei, H., Wang, J., Liu, Y.: Towards a Lightweight CRYSTALS-Kyber in FPGAs: an ultra-lightweight BRAM-Free NTT Core. In: Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), pp. 1\u20135. IEEE, Monterey, USA (2023)","DOI":"10.1109\/ISCAS46773.2023.10181340"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Mu, J., et al.: Scalable and conflict-free NTT hardware accelerator design: methodology, proof, and implementation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 42(5), 1504\u20131517 (2023)","DOI":"10.1109\/TCAD.2022.3205552"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Sun, J., Bai, X., Kang, Y.: An FPGA-Based Efficient NTT Accelerator for Post-Quantum Cryptography CRYSTALS-Kyber. In: Proc. Int. Conf. Trust Secur. Privacy Comput. Commun. (ICTA), pp. 45\u201352. IEEE, Guangzhou, China (2023)","DOI":"10.1109\/ICTA60488.2023.10364299"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Yang, H., Chen, R., Wang, Q., Wu, Z., Peng, W.: Hardware acceleration of NTT-based polynomial multiplication in CRYSTALS-Kyber. In: Proceedings of the International Conference on Advance Computer (ICAC). Springer, Singapore (2024)","DOI":"10.1007\/978-981-97-0945-8_7"},{"key":"6_CR17","unstructured":"Bertals, J., Norga, Q., Verbauwhede, I.: A better kyber butterfly for FPGAs. In: Proceedings of the IEEE International Symposium Circuits System (ISCAS), pp. 1\u20135. IEEE, Singapore (2024)"},{"issue":"3","key":"6_CR18","doi-asserted-by":"publisher","first-page":"99","DOI":"10.46586\/tches.v2024.i3.99-135","volume":"2024","author":"T Wang","year":"2024","unstructured":"Wang, T., Zhang, C., Zhang, X., Gu, D., Cao, P.: Optimized hardware-software co-design for Kyber and Dilithium on RISC-V SoC FPGA. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2024(3), 99\u2013135 (2024)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"6_CR19","volume-title":"PQC Cloudization: rapid prototyping of scalable NTT\/INTT architecture to accelerate kyber","author":"M Bisheh-Niasar","year":"2024","unstructured":"Bisheh-Niasar, M., Lo, D., Parthasarathy, A., Pelton, B., Pillilli, B., Kelly, B.: PQC Cloudization: rapid prototyping of scalable NTT\/INTT architecture to accelerate kyber. Microsoft Research, Redmond, USA (2024)"},{"key":"6_CR20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2024.105059","volume":"107","author":"M Saoudi","year":"2024","unstructured":"Saoudi, M., Kermiche, A., Benhaddad, O.H., Guetmi, N., Allailou, B.: Low latency FPGA implementation of NTT for Kyber. Microprocess. Microsyst. 107, 105032 (2024)","journal-title":"Microprocess. Microsyst."},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Li, L., Qin, G., Yu, Y., Wang, W.: Compact instruction set extensions for Kyber. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 43(3), 756\u2013760 (2024)","DOI":"10.1109\/TCAD.2023.3327104"},{"key":"6_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1007\/978-3-319-48965-0_8","volume-title":"Cryptology and Network Security","author":"P Longa","year":"2016","unstructured":"Longa, P., Naehrig, M.: Speeding up the number theoretic transform for faster ideal lattice-based cryptography. In: Foresti, S., Persiano, G. (eds.) CANS 2016. LNCS, vol. 10052, pp. 124\u2013139. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-48965-0_8"},{"issue":"90","key":"6_CR23","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley, J.W., Tukey, J.W.: An algorithm for the machine calculation of complex Fourier series. Math. Comput. 19(90), 297\u2013301 (1965)","journal-title":"Math. Comput."},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Gentleman, W.M., Sande, G.: Fast Fourier transforms: for fun and profit. In: Proceedings of the AFIPS Fall Joint Computer Conference, pp. 563\u2013578. AFIPS Press, San Francisco, USA (1966)","DOI":"10.1145\/1464291.1464352"},{"issue":"4","key":"6_CR25","doi-asserted-by":"publisher","first-page":"614","DOI":"10.46586\/tches.v2022.i4.614-636","volume":"2022","author":"J Huang","year":"2022","unstructured":"Huang, J., Zhang, J., Zhao, H., Chen, D., Cheung, R.C.C., Ko\u00e7, \u00c7.K.: Improved plantard arithmetic for lattice-based cryptography. IACR TCHES 2022(4), 614\u2013636 (2022)","journal-title":"IACR TCHES"},{"key":"6_CR26","doi-asserted-by":"crossref","unstructured":"Li, M., Chen, J.: An efficient hardware implementation of improved plantard mod-multiplication for lattice-based cryptography. In: Proceedings of the IEEE ISCAS (2025)","DOI":"10.1109\/ISCAS56072.2025.11043587"},{"key":"6_CR27","unstructured":"Xilinx Inc. (now AMD). 7 Series FPGAs Configuration User Guide. UG470 (v1.17). AMD Inc. https:\/\/docs.amd.com\/v\/u\/en-US\/ug470_7Series_Config (December 2023). Accessed 14 Sept 2025"}],"container-title":["Lecture Notes in Computer Science","Information Security and Cryptology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-6206-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T02:45:23Z","timestamp":1767321923000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-6206-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819562053","9789819562060"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-6206-0_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"2 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Inscrypt","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Security and Cryptology","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Xi'an","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 October 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisc22025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/inscrypt2025.xidian.edu.cn\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}