{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T10:49:13Z","timestamp":1775558953247,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":31,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819583980","type":"print"},{"value":"9789819583997","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-8399-7_14","type":"book-chapter","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:52:02Z","timestamp":1775555522000},"page":"247-263","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ACIM: Approximate Computing Based Ising Machine with\u00a0Dynamic-Ratio Parallel Annealing"],"prefix":"10.1007","author":[{"given":"Yingzhe","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenya","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuhui","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"14_CR1","doi-asserted-by":"publisher","first-page":"5","DOI":"10.3389\/fphy.2014.00005","volume":"2","author":"A Lucas","year":"2014","unstructured":"Lucas, A.: ISING formulations of many NP problems. Front. Phys. 2, 5 (2014)","journal-title":"Front. Phys."},{"issue":"6","key":"14_CR2","doi-asserted-by":"publisher","DOI":"10.7566\/JPSJ.88.061010","volume":"88","author":"K Tanahashi","year":"2019","unstructured":"Tanahashi, K., Takayanagi, S., Motohashi, T., Tanaka, S.: Application of ISING machines and a software development for ISING machines. J. Phys. Soc. Jpn. 88(6), 061010 (2019)","journal-title":"J. Phys. Soc. Jpn."},{"key":"14_CR3","doi-asserted-by":"publisher","unstructured":"Cheng, M.X., Li, Y., Du, D.Z.: Combinatorial optimization in communication networks. Springer (2006). https:\/\/doi.org\/10.1007\/0-387-29026-5_1.pdf","DOI":"10.1007\/0-387-29026-5_1.pdf"},{"issue":"1","key":"14_CR4","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1109\/TCE.2023.3335392","volume":"70","author":"S Bao","year":"2023","unstructured":"Bao, S., Tawada, M., Tanaka, S., Togawa, N.: An ISING-machine-based solver of vehicle routing problem with balanced pick-up. IEEE Trans. Consum. Electron. 70(1), 445\u2013459 (2023)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"8","key":"14_CR5","doi-asserted-by":"publisher","first-page":"2659","DOI":"10.1109\/JSSC.2024.3352907","volume":"59","author":"Y Su","year":"2024","unstructured":"Su, Y., Kim, T.T.H., Kim, B.: FlexSpin: a CMOS ISING machine with 256 flexible spin processing elements with 8-b coefficients for solving combinatorial optimization problems. IEEE J. Solid-State Circ. 59(8), 2659\u20132670 (2024)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"1","key":"14_CR6","first-page":"303","volume":"51","author":"M Yamaoka","year":"2015","unstructured":"Yamaoka, M., Yoshimura, C., Hayashi, M., Okuyama, T., Aoki, H., Mizuno, H.: A 20k-spin ISING chip to solve combinatorial optimization problems with CMOS annealing. IEEE J. Solid-State Circuits 51(1), 303\u2013309 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Takemoto, T., Hayashi, M., Yoshimura, C., Yamaoka, M.: 2.6 a 2$$\\times $$ 30k-spin multichip scalable annealing processor based on a processing-in-memory approach for solving large-scale combinatorial optimization problems. In: 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 52\u201354. IEEE (2019)","DOI":"10.1109\/ISSCC.2019.8662517"},{"issue":"7","key":"14_CR8","doi-asserted-by":"publisher","first-page":"2263","DOI":"10.1109\/JSSC.2021.3139901","volume":"57","author":"Y Su","year":"2022","unstructured":"Su, Y., Kim, H., Kim, B.: CIM-SPIN: a scalable CMOS annealing processor with digital in-memory spin operators and register spins for combinatorial optimization problems. IEEE J. Solid-State Circ. 57(7), 2263\u20132273 (2022)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"10","key":"14_CR9","doi-asserted-by":"publisher","first-page":"904","DOI":"10.1038\/s41928-024-01228-7","volume":"7","author":"W Yue","year":"2024","unstructured":"Yue, W., et al.: A scalable universal ISING machine based on interaction-centric storage and compute-in-memory. Nature Electronics 7(10), 904\u2013913 (2024)","journal-title":"Nature Electronics"},{"key":"14_CR10","first-page":"1","volume":"2","author":"Z Bian","year":"2010","unstructured":"Bian, Z., Chudak, F., Macready, W.G., Rose, G.: The ISING model: teaching an old problem new tricks. D-wave systems 2, 1\u201332 (2010)","journal-title":"D-wave systems"},{"issue":"7346","key":"14_CR11","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1038\/nature10012","volume":"473","author":"MW Johnson","year":"2011","unstructured":"Johnson, M.W., et al.: Quantum annealing with manufactured spins. Nature 473(7346), 194\u2013198 (2011)","journal-title":"Nature"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Mu, J., Su, Y., Kim, B.: A 20x28 spins hybrid in-memory annealing computer featuring voltage-mode analog spin operator for solving combinatorial optimization problems. In: 2021 Symposium on VLSI Technology, pp.\u00a01\u20132. IEEE (2021)","DOI":"10.23919\/VLSICircuits52068.2021.9492453"},{"issue":"11","key":"14_CR13","doi-asserted-by":"publisher","first-page":"3453","DOI":"10.1109\/JSSC.2022.3176610","volume":"57","author":"S Xie","year":"2022","unstructured":"Xie, S., Raman, S.R.S., Ni, C., Wang, M., Yang, M., Kulkarni, J.P.: ISING-CIM: a reconfigurable and scalable compute within memory analog ISING accelerator for solving combinatorial optimization problems. IEEE J. Solid-State Circuits 57(11), 3453\u20133465 (2022)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Honjo, T., et\u00a0al.: 100,000-spin coherent ISING machine. Sci. Adv. 7(40), eabh0952 (2021)","DOI":"10.1126\/sciadv.abh0952"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Okuyama, T., Sonobe, T., Kawarabayashi, K., Yamaoka, M.: Binary optimization by momentum annealing. Phys. Rev. E 100(1), 012111 (2019)","DOI":"10.1103\/PhysRevE.100.012111"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Waidyasooriya, H.M., Hariyama, M.: Highly-parallel FPGA accelerator for simulated quantum annealing. IEEE Trans. Emerg. Top. Comput. 9(4) (2019)","DOI":"10.1109\/TETC.2019.2957177"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Yamamoto, K., et al.: STATICA: a 512-spin 0.25 m-weight annealing processor with an all-spin-updates-at-once architecture for combinatorial optimization with complete spin\u2013spin interactions. IEEE J. Solid-State Circ. 56(1), 165\u2013178 (2020)","DOI":"10.1109\/JSSC.2020.3027702"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Kawamura, K., et\u00a0al.: AMORPHICA: 4-replica 512 fully connected spin 336 mhz metamorphic annealer with programmable optimization strategy and compressed-spin-transfer multi-chip extension. In: 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp. 42\u201344. IEEE (2023)","DOI":"10.1109\/ISSCC42615.2023.10067504"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Takemoto, T., et al.: 4.6 a 144kb annealing system composed of 9$$\\times $$ 16kb annealing processor chips with scalable chip-to-chip connections for large-scale combinatorial optimization problems. In: 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol.\u00a064, pp. 64\u201366. IEEE (2021)","DOI":"10.1109\/ISSCC42613.2021.9365748"},{"issue":"11","key":"14_CR20","doi-asserted-by":"publisher","first-page":"3505","DOI":"10.1109\/TCAD.2023.3253045","volume":"42","author":"J Gong","year":"2023","unstructured":"Gong, J., Saadat, H., Gamaarachchi, H., Javaid, H., Hu, X.S., Parameswaran, S.: ApproxTrain: fast simulation of approximate multipliers for DNN training and inference. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(11), 3505\u20133518 (2023)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Chen, C.Y., Choi, J., Gopalakrishnan, K., Srinivasan, V., Venkataramani, S.: Exploiting approximate computing for deep learning acceleration. In: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 821\u2013826. IEEE (2018)","DOI":"10.23919\/DATE.2018.8342119"},{"key":"14_CR22","doi-asserted-by":"crossref","unstructured":"Huang, N.C., Chen, S.Y., Wu, K.C.: Sensor-based approximate adder design for accelerating error-tolerant and deep-learning applications. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 692\u2013697. IEEE (2019)","DOI":"10.23919\/DATE.2019.8714949"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Howard, A., et\u00a0al.: Searching forMmobileNetV3. In: Proceedings of the IEEE\/CVF International Conference on Computer Vision, pp. 1314\u20131324 (2019)","DOI":"10.1109\/ICCV.2019.00140"},{"issue":"4","key":"14_CR24","doi-asserted-by":"publisher","first-page":"883","DOI":"10.1103\/RevModPhys.39.883","volume":"39","author":"SG Brush","year":"1967","unstructured":"Brush, S.G.: History of the Lenz-Ising model. Rev. Mod. Phys. 39(4), 883 (1967)","journal-title":"Rev. Mod. Phys."},{"key":"14_CR25","doi-asserted-by":"crossref","unstructured":"Napoli, E., Zacharelos, E., Strollo, A.G., Di\u00a0Meo, G.: Approximate full-adders: a comprehensive analysis. IEEE Access (2024)","DOI":"10.1109\/ACCESS.2024.3463182"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.: Impact: imprecise adders for low-power approximate computing. In: IEEE\/ACM International Symposium on Low Power Electronics and Design, pp. 409\u2013414. IEEE (2011)","DOI":"10.1109\/ISLPED.2011.5993675"},{"issue":"1","key":"14_CR27","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2012","unstructured":"Gupta, V., Mohapatra, D., Raghunathan, A., Roy, K.: Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2012)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"14_CR28","doi-asserted-by":"crossref","unstructured":"Rampeesa, A., Akhila, P., Irfan, M., Rebelli, S., Thoutam, L.R., Ajayan, J.: Design of low power 4-bit Baugh-Wooley multiplier using 1-bit mirror and approximate full adders. In: 2022 2nd Asian Conference on Innovation in Technology (ASIANCON), pp.\u00a01\u20134. IEEE (2022)","DOI":"10.1109\/ASIANCON55314.2022.9908919"},{"issue":"4","key":"14_CR29","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3527156","volume":"55","author":"G Armeniakos","year":"2022","unstructured":"Armeniakos, G., Zervakis, G., Soudris, D., Henkel, J.: Hardware approximate techniques for deep neural network accelerators: a survey. ACM Comput. Surv. 55(4), 1\u201336 (2022)","journal-title":"ACM Comput. Surv."},{"issue":"16","key":"14_CR30","doi-asserted-by":"publisher","first-page":"24269","DOI":"10.1007\/s11227-024-06356-7","volume":"80","author":"B Rashidi","year":"2024","unstructured":"Rashidi, B.: APPAS: fast and efficient approximate parallel prefix adders and multipliers. J. Supercomput. 80(16), 24269\u201324296 (2024)","journal-title":"J. Supercomput."},{"key":"14_CR31","doi-asserted-by":"crossref","unstructured":"Jiang, H., Han, J., Lombardi, F.: A comparative review and evaluation of approximate adders. In: Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, pp. 343\u2013348 (2015)","DOI":"10.1145\/2742060.2743760"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-8399-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:52:10Z","timestamp":1775555530000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-8399-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819583980","9789819583997"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-8399-7_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"8 April 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ieee-cybermatics.org\/2025\/ica3pp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}