{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T10:48:45Z","timestamp":1775558925000,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":22,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819583980","type":"print"},{"value":"9789819583997","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-8399-7_23","type":"book-chapter","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:50:32Z","timestamp":1775555432000},"page":"419-437","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Facess: A Fast Access Method for\u00a0Shared Data Among Multi-cores in\u00a0Parallel Programs"],"prefix":"10.1007","author":[{"given":"Junhui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jierong","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yijing","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwei","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quanyou","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongwen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"23_CR1","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"JM Tendler","year":"2002","unstructured":"Tendler, J.M., Dodson, J.S., Fields, J.S., Le, H.Q., Sinharoy, B.: POWER4 system microarchitecture. IBM J. Res. Dev. 46, 5\u201326 (2002)","journal-title":"IBM J. Res. Dev."},{"issue":"10","key":"23_CR2","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1562764.1562783","volume":"52","author":"K Asanovic","year":"2009","unstructured":"Asanovic, K., et al.: A view of the parallel computing landscape. Commun. ACM 52(10), 56\u201367 (2009)","journal-title":"Commun. ACM"},{"issue":"1","key":"23_CR3","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/JSSC.2008.2007150","volume":"44","author":"B Stackhouse","year":"2009","unstructured":"Stackhouse, B., et al.: A 65 nm 2-billion transistor quad-core Itanium processor. IEEE J. Solid-State Circuits 44(1), 18\u201331 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Bell, S., et al.: TILE64 - processor: a 64-core SoC with mesh interconnect. In: Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), pp. 88\u2013598 (2008)","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Zhang, C.: Mars: a 64-core ARMv8 processor. In: 2015 IEEE Hot Chips 27 Symposium (HCS), Cupertino, CA, USA, pp. 1\u201323 (2015)","DOI":"10.1109\/HOTCHIPS.2015.7477454"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Brown, N., Jamieson, M., Lee, J., Wang, P.: Is RISC-V ready for HPC prime-time: evaluating the 64-core Sophon SG2042 RISC-V CPU. In: Proceedings of the SC \u201923 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis, pp. 1566\u20131574 (2023)","DOI":"10.1145\/3624062.3624234"},{"issue":"2","key":"23_CR7","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2021.3055451","volume":"41","author":"R Sugumar","year":"2021","unstructured":"Sugumar, R., Shah, M., Ramirez, R.: Marvell ThunderX3: next-generation arm-based server processor. IEEE Micro 41(2), 15\u201321 (2021)","journal-title":"IEEE Micro"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Sorin, D., Hill, M., Wood, D.: A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture (2011)","DOI":"10.1007\/978-3-031-01733-9"},{"issue":"3","key":"23_CR9","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1109\/71.139202","volume":"3","author":"Q Yang","year":"1992","unstructured":"Yang, Q., Thangadurai, G., Bhuyan, L.N.: Design of an adaptive cache coherence protocol for large scale multiprocessors. IEEE Trans. Parallel Distrib. Syst. 3(3), 281\u2013293 (1992)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"1","key":"23_CR10","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1145\/248621.248624","volume":"29","author":"F Pong","year":"1997","unstructured":"Pong, F., Dubois, M.: Verification techniques for cache coherence protocols. ACM Comput. Surv. 29(1), 82\u2013126 (1997)","journal-title":"ACM Comput. Surv."},{"key":"23_CR11","doi-asserted-by":"crossref","unstructured":"Patel, V., Biswas, S., Chaudhuri, M.: Leveraging cache coherence to detect and repair false sharing on-the-fly. In: 2024 57th IEEE\/ACM International Symposium on Microarchitecture (MICRO), Austin, TX, USA, pp. 823\u2013839 (2024)","DOI":"10.1109\/MICRO61859.2024.00066"},{"issue":"2","key":"23_CR12","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/MM.2019.2899330","volume":"39","author":"M Arafa","year":"2019","unstructured":"Arafa, M., Fahim, B., Kottapalli, S., et al.: Cascade lake: next generation Intel Xeon scalable processor. IEEE Micro 39(2), 29\u201336 (2019)","journal-title":"IEEE Micro"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Derebasoglu, E., Kadayif, I., Ozturk, O.: Coherency traffic reduction in manycore systems. In: 2022 25th Euromicro Conference on Digital System Design (DSD), Maspalomas, Spain, pp. 262\u2013267 (2022)","DOI":"10.1109\/DSD57027.2022.00043"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Talati, N., et al.: Prodigy: improving the memory latency of data-indirect irregular workloads using hardware-software co-design. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 654\u2013667 (2021)","DOI":"10.1109\/HPCA51647.2021.00061"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Fu, G., Xia, T., Luo, Z., Chen, R., Zhao, W., Ren, P.: Differential-matching prefetcher for indirect memory access. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 439\u2013453 (2024)","DOI":"10.1109\/HPCA57654.2024.00040"},{"issue":"6","key":"23_CR16","doi-asserted-by":"publisher","first-page":"1054","DOI":"10.1007\/s10766-014-0339-0","volume":"43","author":"G Li","year":"2015","unstructured":"Li, G., Temam, O., Liu, Z., Guo, S., Wang, D.: Cluster cache monitor: leveraging the proximity data in CMP. Int. J. Parallel Prog. 43(6), 1054\u20131077 (2015)","journal-title":"Int. J. Parallel Prog."},{"issue":"2","key":"23_CR17","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/MM.2020.2972222","volume":"40","author":"A Pellegrini","year":"2020","unstructured":"Pellegrini, A., et al.: The Arm Neoverse N1 platform: building blocks for the next-gen cloud-to-edge infrastructure SoC. IEEE Micro 40(2), 53\u201362 (2020)","journal-title":"IEEE Micro"},{"issue":"5","key":"23_CR18","doi-asserted-by":"publisher","first-page":"914","DOI":"10.1109\/TC.2012.52","volume":"62","author":"C Fensch","year":"2013","unstructured":"Fensch, C., Barrow-Williams, N., Mullins, R.D., Moore, S.: Designing a physical locality aware coherence protocol for chip-multiprocessors. IEEE Trans. Comput. 62(5), 914\u2013928 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Kurian, G., Khan, O., Devadas, S.: The locality-aware adaptive cache coherence protocol. In: Proceedings of International Symposium on Computer Architecture (ISCA), Tel-Aviv, Israel, pp. 523\u2013534 (2013)","DOI":"10.1145\/2485922.2485967"},{"key":"23_CR20","doi-asserted-by":"crossref","unstructured":"Jiang, Q., Lee, Y.C., Zomaya, A.Y.: The power of ARM64 in public clouds. In: 2020 20th IEEE\/ACM International Symposium on Cluster, Cloud and Internet Computing (CCGRID), Melbourne, VIC, Australia, pp. 459\u2013468 (2020)","DOI":"10.1109\/CCGrid49817.2020.00-47"},{"issue":"2","key":"23_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"23_CR22","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, Ontario, Canada, pp. 72\u201381 (2008)","DOI":"10.1145\/1454115.1454128"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-8399-7_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:50:35Z","timestamp":1775555435000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-8399-7_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819583980","9789819583997"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-8399-7_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"8 April 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ieee-cybermatics.org\/2025\/ica3pp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}