{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T10:48:19Z","timestamp":1775558899148,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":28,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819583980","type":"print"},{"value":"9789819583997","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-8399-7_28","type":"book-chapter","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:49:31Z","timestamp":1775555371000},"page":"519-538","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["HT-DLC: A Data Layout and\u00a0Computing Design for\u00a0Logic-in-Memory Convolution with\u00a0High Throughput"],"prefix":"10.1007","author":[{"given":"Ziyi","family":"Bo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nuo","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anning","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenghao","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"28_CR1","doi-asserted-by":"crossref","unstructured":"Ahn, J., Hong, S., Yoo, S., Mutlu, O., Choi, K.: A scalable processing-in-memory accelerator for parallel graph processing. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, pp. 105\u2013117. ISCA\u201915, ACM (2015)","DOI":"10.1145\/2749469.2750386"},{"key":"28_CR2","doi-asserted-by":"crossref","unstructured":"Angizi, S., He, Z., Parveen, F., Fan, D.: Imce: Energy-efficient bit-wise in-memory convolution engine for deep neural network. In: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 111\u2013116. IEEE (2018)","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Castaneda, O., Bobbett, M., Gallyas-Sanhueza, A., Studer, C.: Ppac: a versatile in-memory accelerator for matrix-vector-product-like operations. In: 2019 IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 149\u2013156. IEEE (2019)","DOI":"10.1109\/ASAP.2019.000-9"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Fujiwara, H., et al.: A 5-nm 254-tops\/w 221-tops\/mm2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous mac and write operations. In: 2022 IEEE International Solid- State Circuits Conference (ISSCC), IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"28_CR5","doi-asserted-by":"crossref","unstructured":"Haj-Ali, A., Ben-Hur, R., Wald, N., Ronen, R., Kvatinsky, S.: Imaging: In-memory algorithms for image processing. IEEE Transactions on Circuits & Systems. Part I: Regular Papers pp. 4258\u20134271 (2018)","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"28_CR6","doi-asserted-by":"crossref","unstructured":"Hu, Y., Xu, N., Feng, C., Tong, W., Liu, K., Fang, L.: Losss-logic synthesis based on several stateful logic gates for high time-efficient computing. In: 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 805\u2013811. IEEE (2024)","DOI":"10.1109\/ASP-DAC58780.2024.10473849"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Jiang, Z., et al.: A compact model for metal-oxide resistive random access memory with experiment verification. IEEE Trans. Electr. Devices pp. 1884\u20131892 (2016)","DOI":"10.1109\/TED.2016.2545412"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"Jin, H., et al.: Rehy: A reram-based digital\/analog hybrid pim architecture for accelerating cnn training. IEEE Trans. Parallel Distributed Syst. 1\u20131 (2021)","DOI":"10.1109\/TPDS.2021.3138087"},{"issue":"11","key":"28_CR9","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TC.2022.3155277","volume":"71","author":"T Kim","year":"2022","unstructured":"Kim, T., Jang, Y., Kang, M.G., Park, B.G., Lee, K.J., Park, J.: Sot-mram digital pim architecture with extended parallelism in matrix multiplication. IEEE Trans. Comput. 71(11), 2816\u20132828 (2022)","journal-title":"IEEE Trans. Comput."},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"Lee, C.F., et al.: A 12nm 121-tops\/w 41.6-tops\/mm2 all digital full precision sram-based compute-in-memory with configurable bit-width for ai edge applications. In: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), IEEE (2022)","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Lehtonen, E.e., Poikonen, J.H., Laiho, M.: Two memristors suffice to compute all boolean functions. Electr. Lett. 230\u2013231 (2010)","DOI":"10.1049\/el.2010.3407"},{"key":"28_CR12","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2023.100034","volume":"4","author":"O Leitersdorf","year":"2023","unstructured":"Leitersdorf, O., Boneh, Y., Gazit, G., Ronen, R., Kvatinsky, S.: Fourierpim: high-throughput in-memory fast fourier transform and polynomial multiplication. Memories Mater. Devices Circuits Syst. 4, 100034 (2023)","journal-title":"Memories Mater. Devices Circuits Syst."},{"key":"28_CR13","unstructured":"Leitersdorf, O., Ronen, R., Kvatinsky, S.: Convpim: evaluating digital processing-in-memory through convolutional neural network acceleration. arXiv (2023)"},{"issue":"2","key":"28_CR14","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/JXCDC.2019.2923745","volume":"5","author":"Y Long","year":"2019","unstructured":"Long, Y., et al.: A ferroelectric fet-based processing-in-memory architecture for dnn acceleration. IEEE J. Exploratory Solid-State Comput. Devices Circuits 5(2), 113\u2013122 (2019)","journal-title":"IEEE J. Exploratory Solid-State Comput. Devices Circuits"},{"key":"28_CR15","unstructured":"Manglik, A., et al.: Neon: Enabling efficient support for nonlinear operations in resistive ram-based neural network accelerators. arXiv p.\u00a011 (2022)"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Oved, B., Leitersdorf, O., Ronen, R., Kvatinsky, S.: Hashpim: high-throughput sha-3 via memristive digital processing-in-memory. In: 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST), pp.\u00a01\u20134. IEEE (2022)","DOI":"10.1109\/MOCAST54814.2022.9837685"},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"Pakala, A., Chen, Z., Yang, K.: Mbsntt: a highly parallel digital in-memory bit-serial number theoretic transform accelerator. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 33(2), 537\u2013545 (2025)","DOI":"10.1109\/TVLSI.2024.3462955"},{"issue":"1","key":"28_CR18","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/TETC.2023.3315189","volume":"12","author":"B Perach","year":"2024","unstructured":"Perach, B., Ronen, R., Kimelfeld, B., Kvatinsky, S.: Understanding bulk-bitwise processing in-memory through database analytics. IEEE Trans. Emerg. Top. Comput. 12(1), 7\u201322 (2024)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"1","key":"28_CR19","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/TCAD.2022.3172600","volume":"42","author":"F Tu","year":"2023","unstructured":"Tu, F., et al.: Sdp: Co-designing algorithm, dataflow, and architecture for in-sram sparse nn acceleration. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(1), 109\u2013121 (2023)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"28_CR20","doi-asserted-by":"crossref","unstructured":"Wang, D., Lin, C.T., Chen, G.K., Knag, P., Krishnamurthy, R.K., Seok, M.: Dimc: 2219tops\/w 2569f2\/b digital in-memory computing macro in 28nm based on approximate arithmetic hardware. In: 2022 IEEE International Solid- State Circuits Conference (ISSCC), pp. 266\u2013268. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"issue":"5","key":"28_CR21","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1109\/TCAD.2020.3015465","volume":"40","author":"F Wang","year":"2021","unstructured":"Wang, F., et al.: Star: synthesis of stateful logic in rram targeting high area utilization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(5), 864\u2013877 (2021)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"28_CR22","doi-asserted-by":"crossref","unstructured":"Wang, H., Zhao, Y., Li, C., Wang, Y., Lin, Y.: A new mram-based process in-memory accelerator for efficient neural network training with floating point precision. In: 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (2020)","DOI":"10.1109\/ISCAS45731.2020.9181003"},{"key":"28_CR23","doi-asserted-by":"crossref","unstructured":"Wu, H., et al.: A 28-nm 19.9-to-258.5-tops\/w 8b digital computing-in-memory processor with two-cycle macro featuring winograd-domain convolution and macro-level parallel dual-side sparsity. IEEE J. Solid-State Circuits 60(1), 347\u2013361 (2025)","DOI":"10.1109\/JSSC.2024.3409356"},{"key":"28_CR24","doi-asserted-by":"crossref","unstructured":"Xu, N., Park, T., Yoon, K.J., Hwang, C.S.: In-memory stateful logic computing using memristors: gate, calculation, and application. Phys. Status Solidi-Rapid Res. Lett. 1\u201322 (2021)","DOI":"10.1002\/pssr.202100208"},{"key":"28_CR25","doi-asserted-by":"crossref","unstructured":"Yan, B., et al.: A 1.041-mb\/mm2 27.38-tops\/w signed-int8 dynamic-logic-based adc-less sram compute-in-memory macro in 28nm with reconfigurable bitwise operation for ai and embedded applications. In: 2022 IEEE International Solid- State Circuits Conference (ISSCC), IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"28_CR26","doi-asserted-by":"crossref","unstructured":"Zanotti, T., Pavan, P., Puglisi, F.M.: Study of RRAM-Based Binarized Neural Networks Inference Accelerators Using an RRAM Physics-Based Compact Model. IntechOpen (2023)","DOI":"10.5772\/intechopen.110340"},{"issue":"3","key":"28_CR27","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/TCSI.2021.3055830","volume":"68","author":"Y Zhang","year":"2021","unstructured":"Zhang, Y., et al.: Time-domain computing in memory using spintronics for energy-efficient convolutional neural network. IEEE Trans. Circuits Syst. I Regul. Pap. 68(3), 1193\u20131205 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"28_CR28","doi-asserted-by":"crossref","unstructured":"Zou, X., Xu, S., Chen, X., Yan, L., Han, Y.: Breaking the von neumann bottleneck: architecture-level processing-in-memory technology. Sci. China (Inf. Sci.) 60\u201369 (2021)","DOI":"10.1007\/s11432-020-3227-1"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-8399-7_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:49:44Z","timestamp":1775555384000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-8399-7_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819583980","9789819583997"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-8399-7_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"8 April 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ieee-cybermatics.org\/2025\/ica3pp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}