{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T10:50:36Z","timestamp":1775559036571,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":38,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819583980","type":"print"},{"value":"9789819583997","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-8399-7_32","type":"book-chapter","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:55:45Z","timestamp":1775555745000},"page":"604-623","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Sumeru: An Efficient Hybrid-Granularity Cache Management Scheme for\u00a0CXL-SSDs"],"prefix":"10.1007","author":[{"given":"Junjie","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuchao","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiulin","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Xingyun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenlong","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"32_CR1","doi-asserted-by":"crossref","unstructured":"Zhang, J., Kwon, M., Gouk, D., et al.: Revamping storage class memory with hardware automated memory-over-storage solution. In: 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), pp. 762\u2013775. IEEE (2021)","DOI":"10.1109\/ISCA52012.2021.00065"},{"key":"32_CR2","doi-asserted-by":"crossref","unstructured":"Lee, C., Shin, W., Kim, D.J., et al.: NVDIMM-C: a byte-addressable non-volatile memory module for compatibility with standard DDR memory interfaces. In: 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). pp. 502\u2013514. IEEE (2020)","DOI":"10.1109\/HPCA47549.2020.00048"},{"key":"32_CR3","unstructured":"Liao, X., Lu, Y., Xu, E., et al.: Write dependency disentanglement with HORAE. In: 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pp. 549\u2013565 (2020)"},{"key":"32_CR4","unstructured":"Ruan, Z., Schwarzkopf, M., Aguilera, M.K., et al.: AIFM: high-performance, application-integrated far memory. In: 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pp. 315\u2013332 (2020)"},{"key":"32_CR5","unstructured":"Papagiannis, A., Xanthakis, G., Saloustros, G., et al.: Optimizing memory-mapped I\/O for fast storage devices. In: 2020 USENIX Annual Technical Conference (USENIX ATC 20), pp. 813\u2013827 (2020)"},{"key":"32_CR6","unstructured":"Badam, A., Pai, V.S.: SSDAlloc: hybrid SSD\/RAM memory management made easy. In: 8th USENIX Symposium on Networked Systems Design and Implementation (NSDI 11) (2011)"},{"key":"32_CR7","unstructured":"Wu, K., Guo, Z., Hu, G., et al.: The storage hierarchy is not a hierarchy: optimizing caching on modern storage devices with orthus. In: 19th USENIX Conference on File and Storage Technologies (FAST 21), pp. 307\u2013323 (2021)"},{"key":"32_CR8","unstructured":"Kazama, S., Gokita, S., Kuwamura, S., et al.: Memory expansion technology using software-controlled SSD. Proc. Flash Memory Summit 1\u201310 (20170"},{"key":"32_CR9","unstructured":"Tsai, S.Y., Shan, Y., Zhang, Y.: Disaggregating persistent memory and controlling them remotely: An exploration of passive disaggregated Key-Value stores. In: 2020 USENIX Annual Technical Conference (USENIX ATC 20), pp. 33\u201348 (2020)"},{"key":"32_CR10","unstructured":"CXL consortium. https:\/\/www.computeexpresslink.org\/"},{"key":"32_CR11","doi-asserted-by":"crossref","unstructured":"Jung, M.: Hello bytes, bye blocks: Pcie storage meets compute express link for memory expansion (cxl-ssd). In: Proceedings of the 14th ACM Workshop on Hot Topics in Storage and File Systems, pp. 45\u201351 (2022)","DOI":"10.1145\/3538643.3539745"},{"key":"32_CR12","doi-asserted-by":"crossref","unstructured":"Abulila, A., Mailthody, V.S., Qureshi, Z., et al.: Flatflash: Exploiting the byte-accessibility of ssds within a unified memory-storage hierarchy. In: Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 971\u2013985 (2019)","DOI":"10.1145\/3297858.3304061"},{"key":"32_CR13","unstructured":"Mohan, J., Kadekodi, R., Chidambaram, V.: Analyzing IO amplification in Linux file systems. arXiv preprint arXiv:1707.08514 (2017)"},{"key":"32_CR14","unstructured":"NVM Express Base Specification (2024). https:\/\/nvmexpress.org\/specifications\/"},{"key":"32_CR15","unstructured":"Zhang D.: GenZ, CXL, NVLINK, OpenCAPI, CCIX Battle!. https:\/\/blog.csdn.net\/TV8MbnO2Y2RfU\/article\/details\/89308357, Accessed 18 Aug 2024"},{"key":"32_CR16","unstructured":"OpenCAPI Consortium. https:\/\/github.com\/opencapi\/"},{"key":"32_CR17","unstructured":"Gen-Z consortium. https:\/\/genzconsortium.org\/specifications\/"},{"key":"32_CR18","unstructured":"CCIX consortium. https:\/\/www.ccixconsortium.com\/"},{"key":"32_CR19","unstructured":"NVLink consortium. https:\/\/www.nvidia.com\/en-us\/data-center\/nvlink\/"},{"key":"32_CR20","unstructured":"CXL Consortium. CXL Specification. https:\/\/computeexpresslink.org\/cxl-specification\/"},{"key":"32_CR21","unstructured":"Yang, S.P., Kim, M., Nam, S., et al.: Overcoming the memory wall with CXL-EnabledSSDs. In: 2023 USENIX Annual Technical Conference (USENIX ATC 23), pp. 601\u2013617 (2023)"},{"key":"32_CR22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102334","volume":"122","author":"S Tripathy","year":"2022","unstructured":"Tripathy, S., Satpathy, M.: SSD internal cache management policies: a survey. J. Syst. Architect. 122, 102334 (2022)","journal-title":"J. Syst. Architect."},{"key":"32_CR23","doi-asserted-by":"crossref","unstructured":"Park, S., Jung, D., Kang, J., et al.: CFLRU: a replacement algorithm for flash memory. In: Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 234\u2013241 (2006)","DOI":"10.1145\/1176760.1176789"},{"issue":"3","key":"32_CR24","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/TCE.2008.4637609","volume":"54","author":"H Jung","year":"2008","unstructured":"Jung, H., Shim, H., Park, S., et al.: LRU-WSR: integration of LRU and writes sequence reordering for flash memory. IEEE Trans. Consum. Electron. 54(3), 1215\u20131223 (2008)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"3","key":"32_CR25","doi-asserted-by":"publisher","first-page":"1351","DOI":"10.1109\/TCE.2009.5277999","volume":"55","author":"Z Li","year":"2009","unstructured":"Li, Z., Jin, P., Su, X., et al.: CCF-LRU: A new buffer replacement algorithm for flash memory. IEEE Trans. Consum. Electron. 55(3), 1351\u20131359 (2009)","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"2","key":"32_CR26","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1109\/TCE.2006.1649669","volume":"52","author":"H Jo","year":"2006","unstructured":"Jo, H., Kang, J.U., Park, S.Y., et al.: FAB: Flash-aware buffer management policy for portable media players. IEEE Trans. Consum. Electr. 52(2), 485\u2013493 (2006)","journal-title":"IEEE Trans. Consum. Electr."},{"key":"32_CR27","unstructured":"Kim H, Ahn S. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage[C]\/\/FAST. 2008, 8: 1-14"},{"key":"32_CR28","doi-asserted-by":"crossref","unstructured":"Zhang, X., Lu, T., Chang, Y., et al.: Morpheus: an adaptive DRAM Cache with Online Granularity Adjustment for Disaggregated Memory. In: 2023 IEEE 41st International Conference on Computer Design (ICCD), pp. 134\u2013141. IEEE (2023)","DOI":"10.1109\/ICCD58817.2023.00029"},{"key":"32_CR29","unstructured":"Turc, I., Chang, M.W., Lee, K., et al.: Well-read students learn better: On the importance of pre-training compact models, arXiv preprint arXiv:1908.08962 (2019)"},{"key":"32_CR30","unstructured":"Beamer, S., Asanovi\u0107, K., Patterson, D.: The GAP benchmark suite. arXiv preprint arXiv:1508.03619 (2015)"},{"key":"32_CR31","doi-asserted-by":"crossref","unstructured":"Sakalis, C., Leonardsson, C., Kaxiras, S., et al.: Splash-3: a properly synchronized benchmark suite for contemporary research. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 101\u2013111. IEEE (2016)","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"32_CR32","unstructured":"SPEC CPU (2017). https:\/\/www.spec.org\/cpu2017\/"},{"key":"32_CR33","unstructured":"SPEC Redistributable Sources Archive. https:\/\/www.spec.org\/sources\/"},{"key":"32_CR34","doi-asserted-by":"crossref","unstructured":"Cooper, B.F., Silberstein, A., Tam, E., et al.: Benchmarking cloud serving systems with YCSB. In: Proceedings of the 1st ACM symposium on Cloud computing, pp. 143\u2013154 (2010)","DOI":"10.1145\/1807128.1807152"},{"issue":"15","key":"32_CR35","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.5395","volume":"33","author":"H Chen","year":"2021","unstructured":"Chen, H., Pan, Y., Li, C., et al.: ECR: Eviction-cost-aware cache management policy for page-level flash-based SSDs. Concurrency Comput. Practi. Experience 33(15), e5395 (2021)","journal-title":"Concurrency Comput. Practi. Experience"},{"issue":"6","key":"32_CR36","doi-asserted-by":"publisher","first-page":"1437","DOI":"10.1109\/TPDS.2021.3052028","volume":"32","author":"H Sun","year":"2021","unstructured":"Sun, H., Dai, S., Huang, J., et al.: Co-active: a workload-aware collaborative cache management scheme for NVMe SSDs. IEEE Trans. Parallel Distrib. Syst. 32(6), 1437\u20131451 (2021)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"32_CR37","doi-asserted-by":"crossref","unstructured":"Wu, S., Lin, Y., Mao, B., et al.: GCaR: Garbage collection aware cache management with improved performance for flash-based SSDs. In: Proceedings of the. International Conference Supercomputing 2016, pp. 1\u201312 (2016)","DOI":"10.1145\/2925426.2926263"},{"issue":"2","key":"32_CR38","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1109\/TCE.2019.2910890","volume":"65","author":"C Du","year":"2019","unstructured":"Du, C., Yao, Y., Zhou, J., et al.: VBBMS: A novel buffer management strategy for NAND flash storage devices. IEEE Trans. Consum. Electron. 65(2), 134\u2013141 (2019)","journal-title":"IEEE Trans. Consum. Electron."}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-8399-7_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T09:55:52Z","timestamp":1775555752000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-8399-7_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819583980","9789819583997"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-8399-7_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"8 April 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ieee-cybermatics.org\/2025\/ica3pp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}