{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T18:01:46Z","timestamp":1774893706468,"version":"3.50.1"},"publisher-location":"Singapore","reference-count":19,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819584109","type":"print"},{"value":"9789819584116","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-981-95-8411-6_50","type":"book-chapter","created":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:09:51Z","timestamp":1774890591000},"page":"669-684","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["HManyCore-Sim: Heterogeneous Simulator for\u00a0Deeply Fused Many-Core Processor"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-4623-3886","authenticated-orcid":false,"given":"Liyi","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3900-3722","authenticated-orcid":false,"given":"Hong","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1368-7485","authenticated-orcid":false,"given":"Xiahui","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8705-0899","authenticated-orcid":false,"given":"Yingying","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4926-3685","authenticated-orcid":false,"given":"Yiyun","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-3843-0167","authenticated-orcid":false,"given":"Qinglin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7608-6012","authenticated-orcid":false,"given":"Hongyu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,3,31]]},"reference":[{"key":"50_CR1","doi-asserted-by":"publisher","unstructured":"Wei, J., et al.: A performance-portable kilometer-scale global ocean model on orise and new sunway heterogeneous supercomputers. In: SC24: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201312 (2024). https:\/\/doi.org\/10.1109\/SC41406.2024.00009","DOI":"10.1109\/SC41406.2024.00009"},{"key":"50_CR2","doi-asserted-by":"publisher","unstructured":"Wang, D., et al.: A high-quality workflow for multi-resolution scientific data reduction and visualization. In: SC24: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201318 (2024). https:\/\/doi.org\/10.1109\/SC41406.2024.00091","DOI":"10.1109\/SC41406.2024.00091"},{"key":"50_CR3","doi-asserted-by":"publisher","unstructured":"Singh, S., et al.: Democratizing ai: Open-source scalable LLM training on GPU-based supercomputers. In: SC24: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201314 (2024). https:\/\/doi.org\/10.1109\/SC41406.2024.00010","DOI":"10.1109\/SC41406.2024.00010"},{"key":"50_CR4","doi-asserted-by":"publisher","unstructured":"Li, J., et al.: Rapid GPU-based pangenome graph layout. In: SC24: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201319 (2024). https:\/\/doi.org\/10.1109\/SC41406.2024.00035","DOI":"10.1109\/SC41406.2024.00035"},{"key":"50_CR5","doi-asserted-by":"publisher","unstructured":"Li, Y., Liu, T., Ren, Z., Wang, Z., Guo, Y., Pan, J.: A set of resource scheduling methods based on new sunway many-core processor. In: Proceedings of the 2024 8th International Conference on High Performance Compilation, Computing and Communications, pp. 20\u201326. HP3C, New York, NY, USA. https:\/\/doi.org\/10.1145\/3675018.3675777","DOI":"10.1145\/3675018.3675777"},{"key":"50_CR6","doi-asserted-by":"publisher","unstructured":"Lin, R., et al.: 5 exaflop\/s HPL-MXP benchmark with linear scalability on the 40-million-core sunway supercomputer. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2023, Denver, CO, USA, November 12-17, pp. 54:1\u201354:13 (2023). https:\/\/doi.org\/10.1145\/3581784.3607030","DOI":"10.1145\/3581784.3607030"},{"key":"50_CR7","doi-asserted-by":"crossref","unstructured":"Eeckhout, L.: Computer Architecture Performance Evaluation Methods. Computer Architecture Performance Evaluation Methods (2010)","DOI":"10.1007\/978-3-031-01727-8"},{"key":"50_CR8","doi-asserted-by":"publisher","unstructured":"Sherwood, T., Perelman, E., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), 8-12 September, Barcelona, Spain, pp. 3\u201314 (2001). https:\/\/doi.org\/10.1109\/PACT.2001.953283","DOI":"10.1109\/PACT.2001.953283"},{"key":"50_CR9","doi-asserted-by":"publisher","unstructured":"Wunderlich, R.E., Wenisch, T.F., Falsafi, B., Hoe, J.C.: SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling. In: 30th International Symposium on Computer Architecture (ISCA 2003), 9-11 June, San Diego, California, USA, pp. 84\u201395 (2003). https:\/\/doi.org\/10.1109\/ISCA.2003.1206991","DOI":"10.1109\/ISCA.2003.1206991"},{"key":"50_CR10","doi-asserted-by":"publisher","unstructured":"Villa, O., et al.: Need for speed: experiences building a trustworthy system-level GPU simulator. In: IEEE International Symposium on High-Performance Computer Architecture, HPCA 2021, Seoul, South Korea, February 27 - March 3, pp. 868\u2013880 (2021). https:\/\/doi.org\/10.1109\/HPCA51647.2021.00077","DOI":"10.1109\/HPCA51647.2021.00077"},{"key":"50_CR11","doi-asserted-by":"publisher","unstructured":"Bakhoda, A., Yuan, G.L., Fung, W.W.L., Wong, H., Aamodt, T.M.: Analyzing CUDA workloads using a detailed GPU simulator. In: IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2009, April 26-28, Boston, Massachusetts, USA, Proceedings, pp. 163\u2013174 (2009). https:\/\/doi.org\/10.1109\/ISPASS.2009.4919648","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"50_CR12","doi-asserted-by":"publisher","unstructured":"Khairy, M., Shen, Z., Aamodt, T.M., Rogers, T.G.: Accel-sim: An extensible simulation framework for validated GPU modeling. In: 47th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2020, Virtual Event \/ Valencia, Spain, May 30 - June 3, pp. 473\u2013486 (2020). https:\/\/doi.org\/10.1109\/ISCA45697.2020.00047","DOI":"10.1109\/ISCA45697.2020.00047"},{"issue":"1","key":"50_CR13","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/LCA.2014.2299539","volume":"14","author":"J Power","year":"2015","unstructured":"Power, J., Hestness, J., Orr, M.S., Hill, M.D., Wood, D.A.: gem5-GPU: a heterogeneous CPU-GPU simulator. IEEE Comput. Archit. Lett. 14(1), 34\u201336 (2015). https:\/\/doi.org\/10.1109\/LCA.2014.2299539","journal-title":"IEEE Comput. Archit. Lett."},{"key":"50_CR14","doi-asserted-by":"crossref","unstructured":"Shao, Y.S., Xi, S.L., Srinivasan, V., Wei, G.Y., Brooks, D.: Co-designing accelerators and soc interfaces using gem5-aladdin. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2016)","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"50_CR15","doi-asserted-by":"publisher","unstructured":"Ubal, R., Jang, B., Mistry, P., Schaa, D., Kaeli, D.R.: Multi2sim: a simulation framework for CPU-GPU computing. In: International Conference on Parallel Architectures and Compilation Techniques, PACT \u201912, Minneapolis, MN, USA - September 19 - 23, pp. 335\u2013344 (2012). https:\/\/doi.org\/10.1145\/2370816.2370865","DOI":"10.1145\/2370816.2370865"},{"key":"50_CR16","doi-asserted-by":"publisher","unstructured":"Gong, X., Ubal, R., Kaeli, D.R.: Multi2sim kepler: a detailed architectural GPU simulator. In: 2017 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2017, Santa Rosa, CA, USA, April 24-25, pp. 269\u2013278 (2017). https:\/\/doi.org\/10.1109\/ISPASS.2017.7975298","DOI":"10.1109\/ISPASS.2017.7975298"},{"key":"50_CR17","unstructured":"Kim, H., Lee, J., Lakshminarayana, N.B., Sim, J., Lim, J., Pho, T.: Macsim: a CPU-GPU Heterogeneous Simulation Framework user Guide. Georgia Institute of Technology pp. 1\u201357 (2012)"},{"key":"50_CR18","doi-asserted-by":"crossref","unstructured":"Zakharenko, V.: FusionSim: characterizing the performance benefits of fused CPU\/GPU systems. Ph.D. thesis, University of Toronto (2012)","DOI":"10.7873\/DATE.2013.148"},{"issue":"1","key":"50_CR19","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1016\/J.JCSS.2014.06.017","volume":"81","author":"J Ma","year":"2015","unstructured":"Ma, J., Yu, L., Ye, J.M., Chen, T.: MCMG simulator: a unified simulation framework for CPU and graphic GPU. J. Comput. Syst. Sci. 81(1), 57\u201371 (2015). https:\/\/doi.org\/10.1016\/J.JCSS.2014.06.017","journal-title":"J. Comput. Syst. Sci."}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-95-8411-6_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:09:53Z","timestamp":1774890593000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-95-8411-6_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9789819584109","9789819584116"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-981-95-8411-6_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"31 March 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ieee-cybermatics.org\/2025\/ica3pp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}