{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T08:04:02Z","timestamp":1764403442011,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":28,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819615445"},{"type":"electronic","value":"9789819615452"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-981-96-1545-2_4","type":"book-chapter","created":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T16:55:34Z","timestamp":1739379334000},"page":"40-59","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["SSC: An SRAM-Based Silence Computing Design for\u00a0On-chip Memory"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-0482-3043","authenticated-orcid":false,"given":"Ziming","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1454-8486","authenticated-orcid":false,"given":"Quan","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyue","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2514-2052","authenticated-orcid":false,"given":"Yongwen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,2,13]]},"reference":[{"key":"4_CR1","unstructured":"Brown, T.B., et\u00a0al.: Language models are few-shot learners. In: Proceedings of the 34th International Conference on Neural Information Processing Systems. NIPS 2020, Curran Associates Inc., Red Hook, NY, USA (2020)"},{"key":"4_CR2","doi-asserted-by":"publisher","unstructured":"Boman, E.G., et\u00a0al.: Scalable matrix computations on large scale-free graphs using 2d graph partitioning. In: SC 2013: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, pp. 1\u201312 (2013). https:\/\/doi.org\/10.1145\/2503210.2503293","DOI":"10.1145\/2503210.2503293"},{"key":"4_CR3","doi-asserted-by":"publisher","unstructured":"Gholami, A., et\u00a0al.: Ai and memory wall. In: IEEE Micro, pp.\u00a01\u20135 (2024). https:\/\/doi.org\/10.1109\/MM.2024.3373763","DOI":"10.1109\/MM.2024.3373763"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Sun, Z., et\u00a0al.: A full spectrum of computing-in-memory technologies. Nat. Electron. 6, 823\u2013835 (2023). https:\/\/api.semanticscholar.org\/CorpusID:265164939","DOI":"10.1038\/s41928-023-01053-4"},{"key":"4_CR5","doi-asserted-by":"publisher","unstructured":"Boroumand, A., et\u00a0al.: Google workloads for consumer devices: mitigating data movement bottlenecks. In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2018, pp. 316\u2013331. Association for Computing Machinery, New York, NY, USA (2018). https:\/\/doi.org\/10.1145\/3173162.3173177","DOI":"10.1145\/3173162.3173177"},{"key":"4_CR6","doi-asserted-by":"publisher","unstructured":"Chen, Z., et\u00a0al.: Fast approximate lut-based vector multiplication in dram. In: 2023 IEEE 29th International Conference on Parallel and Distributed Systems (ICPADS), pp. 832\u2013839 (2023). https:\/\/doi.org\/10.1109\/ICPADS60453.2023.00125","DOI":"10.1109\/ICPADS60453.2023.00125"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Deng, Q., et\u00a0al.: Lacc: Exploiting lookup table-based fast and accurate vector multiplication in dram-based cnn accelerator. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp.\u00a01\u20136 (2019)","DOI":"10.1145\/3316781.3317845"},{"key":"4_CR8","doi-asserted-by":"publisher","unstructured":"Eckert, C., et\u00a0al.: Neural cache: bit-serial in-cache acceleration of deep neural networks. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 383\u2013396 (2018). https:\/\/doi.org\/10.1109\/ISCA.2018.00040","DOI":"10.1109\/ISCA.2018.00040"},{"key":"4_CR9","doi-asserted-by":"publisher","unstructured":"Aga, S., et\u00a0al.: Compute caches. In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 481\u2013492 (2017). https:\/\/doi.org\/10.1109\/HPCA.2017.21","DOI":"10.1109\/HPCA.2017.21"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Fan, R., et\u00a0al.: Maicc: a lightweight many-core architecture with in-cache computing for multi-dnn parallel inference. In: 2023 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 411\u2013423 (2023)","DOI":"10.1145\/3613424.3614268"},{"issue":"2","key":"4_CR11","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.2021.3108344","volume":"57","author":"JW Su","year":"2022","unstructured":"Su, J.W., et al.: Two-way transpose multibit 6t sram computing-in-memory macro for inference-training AI edge chips. IEEE J. Solid-State Circuits 57(2), 609\u2013624 (2022). https:\/\/doi.org\/10.1109\/JSSC.2021.3108344","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR12","doi-asserted-by":"publisher","unstructured":"Zhang, B., et\u00a0al.: A 177 tops\/w, capacitor-based in-memory computing sram macro with stepwise-charging\/discharging dacs and sparsity-optimized bitcells for 4-bit deep convolutional neural networks. In: 2022 IEEE Custom Integrated Circuits Conference (CICC), pp.\u00a01\u20132 (2022). https:\/\/doi.org\/10.1109\/CICC53496.2022.9772781","DOI":"10.1109\/CICC53496.2022.9772781"},{"issue":"1","key":"4_CR13","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/JSSC.2019.2952773","volume":"55","author":"X Si","year":"2020","unstructured":"Si, X., et al.: A twin-8t SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors. IEEE J. Solid-State Circuits 55(1), 189\u2013202 (2020). https:\/\/doi.org\/10.1109\/JSSC.2019.2952773","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR14","doi-asserted-by":"publisher","unstructured":"Chih, Y.D., et\u00a0al.: 16.4 an 89tops\/w and 16.3tops\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22 nm for machine-learning edge applications. In: 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol.\u00a064, pp. 252\u2013254 (2021). https:\/\/doi.org\/10.1109\/ISSCC42613.2021.9365766","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"4_CR15","doi-asserted-by":"publisher","unstructured":"Lee, C.F., et\u00a0al.: A 12nm 121-tops\/w 41.6-tops\/mm2 all digital full precision SRAM-based compute-in-memory with configurable bit-width for AI edge applications. In: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 24\u201325 (2022). https:\/\/doi.org\/10.1109\/VLSITechnologyandCir46769.2022.9830438","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Yan, B., et\u00a0al.: A 1.041-mb\/mm2 27.38-tops\/w signed-int8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28nm with reconfigurable bitwise operation for AI and embedded applications. In: 2022 IEEE International Solid- State Circuits Conference (ISSCC), vol. 65, pp. 188\u2013190 (2022). https:\/\/api.semanticscholar.org\/CorpusID:247523580","DOI":"10.1109\/ISSCC42614.2022.9731545"},{"key":"4_CR17","doi-asserted-by":"publisher","unstructured":"Chen, J., et\u00a0al.: A reliable 8t SRAM for high-speed searching and logic-in-memory operations. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 30(6), 769\u2013780 (2022). https:\/\/doi.org\/10.1109\/TVLSI.2022.3164756","DOI":"10.1109\/TVLSI.2022.3164756"},{"issue":"4","key":"4_CR18","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","volume":"51","author":"S Jeloka","year":"2016","unstructured":"Jeloka, S., et al.: A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6t bit cell enabling logic-in-memory. IEEE J. Solid-State Circuits 51(4), 1009\u20131021 (2016). https:\/\/doi.org\/10.1109\/JSSC.2016.2515510","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR19","doi-asserted-by":"publisher","unstructured":"Lee, K., et\u00a0al.: Bit parallel 6t SRAM in-memory computing with reconfigurable bit-precision. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp.\u00a01\u20136 (2020). https:\/\/doi.org\/10.1109\/DAC18072.2020.9218567","DOI":"10.1109\/DAC18072.2020.9218567"},{"issue":"3","key":"4_CR20","doi-asserted-by":"publisher","first-page":"960","DOI":"10.1109\/JSSC.2023.3313519","volume":"59","author":"CT Lin","year":"2024","unstructured":"Lin, C.T., et al.: Dimca: an area-efficient digital in-memory computing macro featuring approximate arithmetic hardware in 28 nm. IEEE J. Solid-State Circuits 59(3), 960\u2013971 (2024). https:\/\/doi.org\/10.1109\/JSSC.2023.3313519","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR21","doi-asserted-by":"publisher","unstructured":"Munger, B., et\u00a0al.: Zen 4: the AMD 5 nm 5.7 ghz x86\u201364 microprocessor core. In: 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp. 38\u201339 (2023). https:\/\/doi.org\/10.1109\/ISSCC42615.2023.10067540","DOI":"10.1109\/ISSCC42615.2023.10067540"},{"key":"4_CR22","doi-asserted-by":"publisher","unstructured":"Burd, T., et\u00a0al.: Zen3: the AMD 2nd-generation 7 nm x86\u201364 microprocessor core. In: 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol.\u00a065, pp.\u00a01\u20133 (2022). https:\/\/doi.org\/10.1109\/ISSCC42614.2022.9731678","DOI":"10.1109\/ISSCC42614.2022.9731678"},{"key":"4_CR23","doi-asserted-by":"publisher","unstructured":"Levy, M., et\u00a0al.: An overview of data center metrics and a novel approach for a new family of metrics 3, 238\u2013251 (2018). https:\/\/doi.org\/10.25046\/aj030228","DOI":"10.25046\/aj030228"},{"key":"4_CR24","volume-title":"Memory Systems: Cache, DRAM","author":"B Jacob","year":"2007","unstructured":"Jacob, B., et al.: Memory Systems: Cache, DRAM. Disk. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2007)"},{"key":"4_CR25","doi-asserted-by":"publisher","unstructured":"Wang, Y., et\u00a0al.: 30.6 vecim: a 289.13gops\/w risc-v vector co-processor with compute-in-memory vector register file for efficient high-performance computing. In: 2024 IEEE International Solid-State Circuits Conference (ISSCC), vol.\u00a067, pp. 492\u2013494 (2024). https:\/\/doi.org\/10.1109\/ISSCC49657.2024.10454387","DOI":"10.1109\/ISSCC49657.2024.10454387"},{"key":"4_CR26","doi-asserted-by":"publisher","unstructured":"Genc, H., et\u00a0al.: Gemmini: enabling systematic deep-learning architecture evaluation via full-stack integration. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), pp. 769\u2013774 (2021). https:\/\/doi.org\/10.1109\/DAC18074.2021.9586216","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"4_CR27","doi-asserted-by":"publisher","unstructured":"Lichtenau, C., et\u00a0al.: Ai accelerator on IBM TELUM processor: industrial product. In: Proceedings of the 49th Annual International Symposium on Computer Architecture, ISCA 2022, pp. 1012\u20131028. Association for Computing Machinery, New York, NY, USA (2022). https:\/\/doi.org\/10.1145\/3470496.3533042","DOI":"10.1145\/3470496.3533042"},{"key":"4_CR28","doi-asserted-by":"publisher","unstructured":"Desoli, G., et\u00a0al.: 16.7 a 40-310tops\/w SRAM-based all-digital up to 4b in-memory computing multi-tiled NN accelerator in FD-SOI 18 nm for deep-learning edge applications. In: 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp. 260\u2013262 (2023). https:\/\/doi.org\/10.1109\/ISSCC42615.2023.10067422","DOI":"10.1109\/ISSCC42615.2023.10067422"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-96-1545-2_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T16:55:42Z","timestamp":1739379342000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-96-1545-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9789819615445","9789819615452"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-981-96-1545-2_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"13 February 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Macau","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 November 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ica3pp2024.scimeeting.cn\/en\/web\/index\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}