{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:39:05Z","timestamp":1743118745737,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":55,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819615445"},{"type":"electronic","value":"9789819615452"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-981-96-1545-2_6","type":"book-chapter","created":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T16:54:47Z","timestamp":1739379287000},"page":"80-99","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["LTP: A Lightweight On-Chip Temporary Prefetcher for\u00a0Data-Dependent Memory Accesses"],"prefix":"10.1007","author":[{"given":"MengJin","family":"Li","sequence":"first","affiliation":[]},{"given":"HongWei","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,2,13]]},"reference":[{"key":"6_CR1","unstructured":"Hot chips 2023: Arm\u2019s neoverse v2. https:\/\/chipsandcheese.com\/2023\/09\/11\/hot-chips-2023-arms-neoverse-v2\/"},{"key":"6_CR2","unstructured":"Intel xeon gold. https:\/\/en.wikichip.org\/wiki\/intel\/xeongold\/625"},{"key":"6_CR3","unstructured":"Spec cpu 2017 traces. http:\/\/hpca23.cse.tamu.edu\/champsim-traces\/speccpu\/"},{"key":"6_CR4","unstructured":"The 2nd data prefetching championship (dpc2) (2015). https:\/\/comparch-conf.gatech.edu\/dpc2\/"},{"key":"6_CR5","unstructured":"3nd data prefetching championship (2019) (2019). https:\/\/dpc3.compas.cs.stonybrook.edu\/"},{"key":"6_CR6","doi-asserted-by":"publisher","unstructured":"Ainsworth, S., Jones, T.M.: Software prefetching for indirect memory accesses: a microarchitectural perspective. ACM Trans. Comput. Syst. 36(3) (2019). https:\/\/doi.org\/10.1145\/3319393","DOI":"10.1145\/3319393"},{"key":"6_CR7","unstructured":"Ang, J.A., Barrett, B.W., Wheeler, K.B., Murphy, R.C.: Introducing the graph 500 (2010). https:\/\/api.semanticscholar.org\/CorpusID:46214511"},{"key":"6_CR8","doi-asserted-by":"publisher","unstructured":"Bakhshalipour, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Domino temporal data prefetcher. In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 131\u2013142. IEEE, Vienna (Feb 2018). https:\/\/doi.org\/10.1109\/HPCA.2018.00021","DOI":"10.1109\/HPCA.2018.00021"},{"key":"6_CR9","unstructured":"Bakhshalipour, M., Shakerinava, M., Golshan, F., Ansari, A., Lotfi-Karman, P., Sarbazi-Azad, H.: A survey on recent hardware data prefetching approaches with an emphasis on servers. arXiv preprint arXiv:2009.00715 (2020)"},{"key":"6_CR10","doi-asserted-by":"publisher","unstructured":"Bakhshalipour, M., Shakerinava, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Bingo spatial data prefetcher. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 399\u2013411. IEEE, Washington, DC, USA, February 2019. https:\/\/doi.org\/10.1109\/HPCA.2019.00053","DOI":"10.1109\/HPCA.2019.00053"},{"key":"6_CR11","doi-asserted-by":"publisher","unstructured":"Balkesen, C., Teubner, J., Alonso, G., \u00d6zsu, M.T.: Main-memory hash joins on multi-core cpus: tuning to the underlying hardware. In: 2013 IEEE 29th International Conference on Data Engineering (ICDE), pp. 362\u2013373 (2013). https:\/\/doi.org\/10.1109\/ICDE.2013.6544839","DOI":"10.1109\/ICDE.2013.6544839"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Brandes, U.: A faster algorithm for betweenness centrality*. J. Math. Sociol. 25(2), 163\u2013177 (2001). https:\/\/doi.org\/10.1080\/0022250X.2001.9990249","DOI":"10.1080\/0022250X.2001.9990249"},{"key":"6_CR13","doi-asserted-by":"publisher","unstructured":"Collins, J., Sair, S., Calder, B., Tullsen, D.: Pointer cache assisted prefetching. In: 35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings, pp. 62\u201373. IEEE Comput. Soc, Istanbul, Turkey (2002). https:\/\/doi.org\/10.1109\/MICRO.2002.1176239","DOI":"10.1109\/MICRO.2002.1176239"},{"issue":"2","key":"6_CR14","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2007.43","volume":"27","author":"P Conway","year":"2007","unstructured":"Conway, P., Hughes, B.: The amd opteron northbridge architecture. IEEE Micro 27(2), 10\u201321 (2007). https:\/\/doi.org\/10.1109\/MM.2007.43","journal-title":"IEEE Micro"},{"key":"6_CR15","doi-asserted-by":"publisher","unstructured":"Cooksey, R., Jourdan, S., Grunwald, D.: A stateless, content-directed data prefetching mechanism. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 279\u2013290. ACM, San Jose California, October 2002.https:\/\/doi.org\/10.1145\/605397.605427","DOI":"10.1145\/605397.605427"},{"key":"6_CR16","unstructured":"Coppin, B.: Artificial Intelligence Illuminated. Jones and Bartlett Publishers (2004)"},{"key":"6_CR17","doi-asserted-by":"publisher","unstructured":"Ferdman, M., et al.: Clearing the clouds: a study of emerging scale-out workloads on modern hardware. SIGPLAN Not. 47(4), 37\u201348 (2012). https:\/\/doi.org\/10.1145\/2248487.2150982","DOI":"10.1145\/2248487.2150982"},{"key":"6_CR18","doi-asserted-by":"publisher","unstructured":"Fu, G., Xia, T., Luo, Z., Chen, R., Zhao, W., Ren, P.: Differential-matching prefetcher for indirect memory access. In: 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 439\u2013453. IEEE, Edinburgh, United Kingdom, March 2024. https:\/\/doi.org\/10.1109\/HPCA57654.2024.00040","DOI":"10.1109\/HPCA57654.2024.00040"},{"key":"6_CR19","unstructured":"Gonzalez, J.E., Xin, R.S., Dave, A., Crankshaw, D., Franklin, M.J., Stoica, I.: Graphx: graph processing in a distributed dataflow framework. In: Proceedings of the 11th USENIX Conference on Operating Systems Design and Implementation, OSDI 2014, pp. 599\u2013613. USENIX Association, USA (2014)"},{"key":"6_CR20","doi-asserted-by":"publisher","unstructured":"Grayson, B., et al.: Evolution of the samsung exynos cpu microarchitecture. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 40\u201351 (2020).https:\/\/doi.org\/10.1109\/ISCA45697.2020.00015","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"6_CR21","doi-asserted-by":"publisher","unstructured":"Haring, R., et al.: The ibm blue gene\/q compute chip. IEEE Micro 32(2), 48\u201360 (2012). https:\/\/doi.org\/10.1109\/MM.2011.108","DOI":"10.1109\/MM.2011.108"},{"key":"6_CR22","doi-asserted-by":"publisher","unstructured":"Hashemi, M., Khubaib, Ebrahimi, E., Mutlu, O., Patt, Y.N.: Accelerating dependent cache misses with an enhanced memory controller. In: 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp. 444\u2013455 (2016). https:\/\/doi.org\/10.1109\/ISCA.2016.46","DOI":"10.1109\/ISCA.2016.46"},{"key":"6_CR23","doi-asserted-by":"publisher","unstructured":"Ishii, Y., Inaba, M., Hiraki, K.: Access map pattern matching for data cache prefetch. In: Proceedings of the 23rd International Conference on Supercomputing, ICS 2009, pp. 499\u2013500. Association for Computing Machinery, New York (2009). https:\/\/doi.org\/10.1145\/1542275.1542349","DOI":"10.1145\/1542275.1542349"},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"Jain, A., Lin, C.: Linearizing irregular memory accesses for improved correlated prefetching. In: 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 247\u2013259 (2013)","DOI":"10.1145\/2540708.2540730"},{"key":"6_CR25","doi-asserted-by":"publisher","unstructured":"Jiang, S., Ci, Y., Yang, Q., Li, M.: Matryoshka: a coalesced delta sequence prefetcher. In: 50th International Conference on Parallel Processing. pp. 1\u201311. ACM, Lemont IL USA, August 2021. https:\/\/doi.org\/10.1145\/3472456.3473510","DOI":"10.1145\/3472456.3473510"},{"key":"6_CR26","doi-asserted-by":"publisher","unstructured":"Jiang, S., Yang, Q., Ci, Y.: Merging similar patterns for hardware prefetching. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1012\u20131026. IEEE, Chicago, IL, USA, October 2022. https:\/\/doi.org\/10.1109\/MICRO56248.2022.00071","DOI":"10.1109\/MICRO56248.2022.00071"},{"key":"6_CR27","doi-asserted-by":"publisher","unstructured":"Kaushik, A.M., Pekhimenko, G., Patel, H.: Gretch: a hardware prefetcher for graph analytics. ACM Trans. Architecture Code Optim. 18(2), 1\u201325 (2021). https:\/\/doi.org\/10.1145\/3439803","DOI":"10.1145\/3439803"},{"key":"6_CR28","doi-asserted-by":"publisher","unstructured":"Kim, J., Pugsley, S.H., Gratz, P.V., Reddy, A.N., Wilkerson, C., Chishti, Z.: Path confidence based lookahead prefetching. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201312 (2016). https:\/\/doi.org\/10.1109\/MICRO.2016.7783763","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"6_CR29","doi-asserted-by":"publisher","unstructured":"Li, B., Si, G., Ding, J., Wang, F.: A faster algorithm to calculate centrality based on shortest path layer. In: 2017 29th Chinese Control And Decision Conference (CCDC), pp. 6283\u20136290 (2017). https:\/\/doi.org\/10.1109\/CCDC.2017.7978302","DOI":"10.1109\/CCDC.2017.7978302"},{"key":"6_CR30","doi-asserted-by":"publisher","unstructured":"Meyer, U., Sanders, P.: $$\\Delta $$-stepping: a parallelizable shortest path algorithm. J. Algorithms 49(1), 114\u2013152 (2003). https:\/\/doi.org\/10.1016\/S0196-6774(03)00076-2","DOI":"10.1016\/S0196-6774(03)00076-2"},{"key":"6_CR31","doi-asserted-by":"publisher","unstructured":"Michaud, P.: Best-offset hardware prefetching. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 469\u2013480. IEEE, Barcelona, Spain, March 2016. https:\/\/doi.org\/10.1109\/HPCA.2016.7446087","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"6_CR32","doi-asserted-by":"publisher","unstructured":"Nai, L., Xia, Y., Tanase, I.G., Kim, H., Lin, C.Y.: Graphbig: understanding graph computing in the context of industrial solutions. In: SC \u201915: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201312 (2015). https:\/\/doi.org\/10.1145\/2807591.2807626","DOI":"10.1145\/2807591.2807626"},{"key":"6_CR33","unstructured":"Nakamoto, S.: Champsim simulator, May 2020. http:\/\/github.com\/ChampSim\/ChampSim"},{"key":"6_CR34","doi-asserted-by":"publisher","unstructured":"Navarro-Torres, A., Panda, B., Alastruey-Benede, J., Ibanez, P., Vinals-Yufera, V., Ros, A.: Berti: an accurate local-delta data prefetcher. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 975\u2013991. IEEE, Chicago, IL, USA, October 2022. https:\/\/doi.org\/10.1109\/MICRO56248.2022.00072","DOI":"10.1109\/MICRO56248.2022.00072"},{"key":"6_CR35","doi-asserted-by":"crossref","unstructured":"Nguyen, Q.M., Sanchez, D.: Pipette: Improving core utilization on irregular applications through intra-core pipeline parallelism. In: 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 596\u2013608. IEEE (2020)","DOI":"10.1109\/MICRO50266.2020.00056"},{"key":"6_CR36","doi-asserted-by":"publisher","unstructured":"Pakalapati, S., Panda, B.: Bouquet of instruction pointers: instruction pointer classifier-based spatial hardware prefetching. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 118\u2013131 (2020). https:\/\/doi.org\/10.1109\/ISCA45697.2020.00021","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"6_CR37","doi-asserted-by":"publisher","unstructured":"Pugsley, S.H., et al.: Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers. In: 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), pp. 626\u2013637. IEEE, Orlando, FL, USA, February 2014. https:\/\/doi.org\/10.1109\/HPCA.2014.6835971","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"6_CR38","doi-asserted-by":"publisher","unstructured":"Roth, A., Moshovos, A., Sohi, G.S.: Dependence based prefetching for linked data structures. SIGOPS Oper. Syst. Rev. 32(5), 115\u2013126 (1998). https:\/\/doi.org\/10.1145\/384265.291034","DOI":"10.1145\/384265.291034"},{"key":"6_CR39","doi-asserted-by":"publisher","unstructured":"Roth, A., Sohi, G.S.: Effective jump-pointer prefetching for linked data structures. In: Proceedings of the 26th Annual International Symposium on Computer Architecture, ISCA 1999, pp. 111\u2013121. IEEE Computer Society, USA (1999). https:\/\/doi.org\/10.1145\/300979.300989","DOI":"10.1145\/300979.300989"},{"key":"6_CR40","unstructured":"Shakerinava, M., Bakhshalipour, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Multi-lookahead offset prefetching (2019). https:\/\/api.semanticscholar.org\/CorpusID:199570386"},{"key":"6_CR41","doi-asserted-by":"publisher","unstructured":"Shevgoor, M., Koladiya, S., Balasubramonian, R., Wilkerson, C., Pugsley, S.H., Chishti, Z.: Efficiently prefetching complex address patterns. In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 141\u2013152. ACM, Waikiki Hawaii, December 2015. https:\/\/doi.org\/10.1145\/2830772.2830793","DOI":"10.1145\/2830772.2830793"},{"key":"6_CR42","doi-asserted-by":"crossref","unstructured":"Shiloach, Y., Vishkin, U.: An o(log n) parallel connectivity algorithm. J. Algorithms 3, 57\u201367 (1982). https:\/\/api.semanticscholar.org\/CorpusID:205084279","DOI":"10.1016\/0196-6774(82)90008-6"},{"key":"6_CR43","doi-asserted-by":"publisher","unstructured":"Shun, J., Blelloch, G.E.: Ligra: a lightweight graph processing framework for shared memory. In: Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2013, pp. 135\u2013146. Association for Computing Machinery, New York (2013).https:\/\/doi.org\/10.1145\/2442516.2442530","DOI":"10.1145\/2442516.2442530"},{"issue":"2","key":"6_CR44","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., Gramunt, R., Corbal, J., Kim, H.S., Vinod, K., Chinthamani, S., Hutsell, S., Agarwal, R., Liu, Y.C.: Knights landing: Second-generation intel xeon phi product. IEEE Micro 36(2), 34\u201346 (2016). https:\/\/doi.org\/10.1109\/MM.2016.25","journal-title":"IEEE Micro"},{"key":"6_CR45","doi-asserted-by":"publisher","unstructured":"Somogyi, S., Wenisch, T.F., Ailamaki, A., Falsafi, B.: Spatio-temporal memory streaming. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 69\u201380. Association for Computing Machinery, New York (2009). https:\/\/doi.org\/10.1145\/1555754.1555766","DOI":"10.1145\/1555754.1555766"},{"key":"6_CR46","doi-asserted-by":"publisher","unstructured":"Vavouliotis, G., Chacon, G., Alvarez, L., Gratz, P.V., Jimenez, D.A., Casas, M.: Page size aware cache prefetching. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 956\u2013974. IEEE, Chicago, IL, USA, October 2022. https:\/\/doi.org\/10.1109\/MICRO56248.2022.00070","DOI":"10.1109\/MICRO56248.2022.00070"},{"key":"6_CR47","doi-asserted-by":"publisher","unstructured":"Venkataraman, S., Bodzsar, E., Roy, I., AuYoung, A., Schreiber, R.S.: Presto: distributed machine learning and graph processing with sparse matrices. In: Proceedings of the 8th ACM European Conference on Computer Systems, EuroSys 2013, pp. 197\u2013210. Association for Computing Machinery, New York, (2013). https:\/\/doi.org\/10.1145\/2465351.2465371","DOI":"10.1145\/2465351.2465371"},{"issue":"1","key":"6_CR48","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MM.2010.21","volume":"30","author":"TF Wenisch","year":"2010","unstructured":"Wenisch, T.F., Ferdman, M., Ailamaki, A., Falsafi, B., Moshovos, A.: Making address-correlated prefetching practical. IEEE Micro 30(1), 50\u201359 (2010). https:\/\/doi.org\/10.1109\/MM.2010.21","journal-title":"IEEE Micro"},{"key":"6_CR49","doi-asserted-by":"publisher","unstructured":"Wu, H., Nathella, K., Pusdesris, J., Sunwoo, D., Jain, A., Lin, C.: Temporal prefetching without the off-chip metadata. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 996\u20131008. ACM, Columbus OH USA, October 2019. https:\/\/doi.org\/10.1145\/3352460.3358300","DOI":"10.1145\/3352460.3358300"},{"key":"6_CR50","doi-asserted-by":"publisher","unstructured":"Wu, H., Nathella, K., Sunwoo, D., Jain, A., Lin, C.: Efficient metadata management for irregular data prefetching. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 449\u2013461. ACM, Phoenix Arizona, June 2019. https:\/\/doi.org\/10.1145\/3307650.3322225","DOI":"10.1145\/3307650.3322225"},{"issue":"2","key":"6_CR51","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3641853","volume":"21","author":"F Xue","year":"2024","unstructured":"Xue, F., et al.: Tyche: an efficient and general prefetcher for indirect memory accesses. ACM Trans. Architecture Code Optim. 21(2), 1\u201326 (2024). https:\/\/doi.org\/10.1145\/3641853","journal-title":"ACM Trans. Architecture Code Optim."},{"key":"6_CR52","unstructured":"xuefeng: Champsim simulator modified for ddas (2024). https:\/\/github.com\/xuefeng16\/Tyche-Artifact"},{"key":"6_CR53","doi-asserted-by":"publisher","unstructured":"Yan, M., et al.: Alleviating irregularity in graph analytics acceleration: a hardware\/software co-design approach. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO \u201952, pp. 615\u2013628. Association for Computing Machinery, New York (2019). https:\/\/doi.org\/10.1145\/3352460.3358318","DOI":"10.1145\/3352460.3358318"},{"key":"6_CR54","doi-asserted-by":"publisher","unstructured":"Yu, X., Hughes, C.J., Satish, N., Devadas, S.: IMP: indirect memory prefetcher. In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 178\u2013190. ACM, Waikiki Hawaii, December 2015.https:\/\/doi.org\/10.1145\/2830772.2830807","DOI":"10.1145\/2830772.2830807"},{"key":"6_CR55","doi-asserted-by":"publisher","unstructured":"Zhao, J., et al.: Tdgraph: a topology-driven accelerator for high-performance streaming graph processing. In: Proceedings of the 49th Annual International Symposium on Computer Architecture, ISCA 2022, pp. 116\u2013129. Association for Computing Machinery, New York (2022). https:\/\/doi.org\/10.1145\/3470496.3527409","DOI":"10.1145\/3470496.3527409"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-96-1545-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T16:55:10Z","timestamp":1739379310000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-96-1545-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9789819615445","9789819615452"],"references-count":55,"URL":"https:\/\/doi.org\/10.1007\/978-981-96-1545-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"13 February 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Macau","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 November 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ica3pp2024.scimeeting.cn\/en\/web\/index\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}