{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T14:40:07Z","timestamp":1750603207484,"version":"3.41.0"},"publisher-location":"Singapore","reference-count":24,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819687244","type":"print"},{"value":"9789819687251","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-981-96-8725-1_15","type":"book-chapter","created":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T14:23:20Z","timestamp":1750602200000},"page":"183-195","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A High-Performance AI Processor Architecture: Integrating Multi-controller with\u00a0Hybrid DDR Memory"],"prefix":"10.1007","author":[{"given":"Zhenyu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zixuan","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongjun","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,6,21]]},"reference":[{"key":"15_CR1","doi-asserted-by":"publisher","first-page":"26839","DOI":"10.1109\/ACCESS.2024.3365742","volume":"12","author":"M Raiaan","year":"2024","unstructured":"Raiaan, M., Mukta, M., Fatema, K., et al.: A review on large language models: architectures, applications, taxonomies, open issues and challenges. IEEE Access 12, 26839\u201326874 (2024)","journal-title":"IEEE Access"},{"key":"15_CR2","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/s00766-024-00416-3","volume":"29","author":"D Luitel","year":"2023","unstructured":"Luitel, D., Hassani, S., Sabetzadeh, M.: Improving requirements completeness: automated assistance through large language models. Requirements Eng. 29, 73\u201395 (2023)","journal-title":"Requirements Eng."},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Jouppi, N., Kurian, G., Li, S., et al.: TPU v4: an optically reconfigurable supercomputer for machine learning with hardware support for embeddings. In: 50th Annual International Symposium on Computer Architecture, pp. 1\u201314 (2023)","DOI":"10.1145\/3579371.3589350"},{"key":"15_CR4","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1109\/MM.2023.3256796","volume":"43","author":"J Choquette","year":"2023","unstructured":"Choquette, J.: NVIDIA hopper H100 GPU: scaling performance. IEEE Micro 43, 9\u201317 (2023)","journal-title":"IEEE Micro"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"2781","DOI":"10.1109\/TVLSI.2018.2819190","volume":"26","author":"Y Long","year":"2018","unstructured":"Long, Y., Na, T., Mukhopadhyay, S.: ReRAM-based processing-in-memory architecture for recurrent neural network acceleration. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26, 2781\u20132794 (2018)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"15_CR6","first-page":"114","volume":"31","author":"S Jain","year":"2023","unstructured":"Jain, S., Tsai, H., Chen, C.-T., et al.: A heterogeneous and programmable compute-in-memory accelerator architecture for analog-AI using dense 2-D mesh. IEEE TVLSI 31, 114\u2013127 (2023)","journal-title":"IEEE TVLSI"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Lee, D.-U., Cho, H., Kim, J., et al.: 22.3 a 128Gb 8-High 512GB\/s HBM2E DRAM with a pseudo quarter bank structure, power dispersion and an instruction-based at-speed PMBIST. In: IEEE Solid-State Circuits Conference (ISSCC), pp. 334\u2013336 (2020)","DOI":"10.1109\/ISSCC19947.2020.9062977"},{"key":"15_CR8","doi-asserted-by":"publisher","first-page":"1800","DOI":"10.1109\/COMST.2021.3091684","volume":"23","author":"JS Ng","year":"2021","unstructured":"Ng, J.S., Lim, W., Luong, N.C., et al.: A comprehensive survey on coded distributed computing: fundamentals, challenges, and networking applications. IEEE Comm. Surv. Tutor. 23, 1800\u20131837 (2021)","journal-title":"IEEE Comm. Surv. Tutor."},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Qiu, M., Gao, H.: Communication-efficient stochastic gradient descent ascent with momentum algorithms. In: IJCAI, pp. 4602\u20134610 (2023)","DOI":"10.24963\/ijcai.2023\/512"},{"key":"15_CR10","unstructured":"Ling, C., Jiang, J., et al.: Deep graph representation learning and optimization for influence maximization. In: ICML (2023)"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Pan, B., et al.: Visual attention prompted prediction and learning. In: IJCAI 2024, pp. 5517\u20135525 (2024)","DOI":"10.24963\/ijcai.2024\/610"},{"issue":"1","key":"15_CR12","doi-asserted-by":"publisher","first-page":"924652","DOI":"10.1155\/2014\/924652","volume":"2014","author":"H Lu","year":"2014","unstructured":"Lu, H., Wang, X., et al.: The effects of using chaotic map on improving the performance of multiobjective evolutionary algorithms. Math. Problems in Eng. 2014(1), 924652 (2014)","journal-title":"Math. Problems in Eng."},{"issue":"1","key":"15_CR13","first-page":"43","volume":"4","author":"M Qiu","year":"2006","unstructured":"Qiu, M., Zhang, K., Huang, M.: Usability in mobile interface browsing. Web Intell. Agent Syst. 4(1), 43\u201359 (2006)","journal-title":"Web Intell. Agent Syst."},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Zhou, D., et al.: Self-consistent deep geometric learning for heterogeneous multi-source spatial point data prediction. In: ACM KDD, pp. 4001\u20144011 (2024)","DOI":"10.1145\/3637528.3671737"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Tang, T., Li, S., Nai, L., et al.: NeuroMeter: an integrated power, area, and timing modeling framework for machine learning accelerators. In: IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 841\u2013853 (2021)","DOI":"10.1109\/HPCA51647.2021.00075"},{"issue":"2","key":"15_CR16","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/MCSE.2022.3163817","volume":"24","author":"AC Elster","year":"2022","unstructured":"Elster, A.C., Haugdahl, T.A.: NVIDIA hopper GPU and grace CPU highlights. Comput. Sci. Eng. 24(2), 95\u2013100 (2022)","journal-title":"Comput. Sci. Eng."},{"issue":"3","key":"15_CR17","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1145\/3007787.3001179","volume":"44","author":"S Liu","year":"2016","unstructured":"Liu, S., Du, Z., Tao, J., et al.: Cambricon: an instruction set architecture for neural networks. ACM SIGARCH Comput. Archit. News 44(3), 393\u2013405 (2016)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"15_CR18","doi-asserted-by":"crossref","unstructured":"Liao, H., Tu, J., Xia, J., et al.: Ascend: a scalable and unified architecture for ubiquitous deep neural network computing. In: IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 789\u2013801 (2021)","DOI":"10.1109\/HPCA51647.2021.00071"},{"key":"15_CR19","doi-asserted-by":"publisher","first-page":"1730","DOI":"10.1109\/TVLSI.2021.3105958","volume":"29","author":"K Mishty","year":"2021","unstructured":"Mishty, K., Sadi, M.: Designing efficient and high-performance AI accelerators with customized STT-MRAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 29, 1730\u20131742 (2021)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"15_CR20","unstructured":"Intel Corporation: Habana Gaudi 2 White Paper. Technical Report, Intel Corporation (2023). https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/784827\/gaudi-2-white-paper.html"},{"key":"15_CR21","unstructured":"Louw, T., McIntosh-Smith, S.: Using the graphcore IPU for traditional HPC applications. In: 3rd Workshop on Accelerated Machine Learning (AccML) (2021)"},{"key":"15_CR22","doi-asserted-by":"crossref","unstructured":"Patel, N., Mamandipoor, A., Nouri, M., et al.: SmartDIMM: in-memory acceleration of upper layer protocols. In: IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 312\u2013329 (2024)","DOI":"10.1109\/HPCA57654.2024.00032"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Hassan, H., Olgun, A., et al.: Self-Managing DRAM: a low-cost framework for enabling autonomous and efficient DRAM maintenance operations. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 949\u2013965 (2024)","DOI":"10.1109\/MICRO61859.2024.00074"},{"key":"15_CR24","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MM.2023.3240774","volume":"43","author":"K Kim","year":"2023","unstructured":"Kim, K., Kim, H., So, J., et al.: SMT: software-defined memory tiering for heterogeneous computing systems With CXL memory expander. IEEE Micro 43, 20\u201329 (2023)","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","Wireless Artificial Intelligent Computing Systems and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-96-8725-1_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T14:23:24Z","timestamp":1750602204000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-96-8725-1_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9789819687244","9789819687251"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-981-96-8725-1_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"21 June 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"WASA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Wireless Artificial Intelligent Computing Systems and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tokyo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Japan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 June 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 June 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"wasa2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/wasa-conference.org\/WASA2025\/index.html#","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}