{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:36:51Z","timestamp":1743122211075,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":18,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819708000"},{"type":"electronic","value":"9789819708017"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-981-97-0801-7_20","type":"book-chapter","created":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T08:03:04Z","timestamp":1709193784000},"page":"347-359","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Multi-bit Parallel Computing Method Based on\u00a0Reconfigurable Structure"],"prefix":"10.1007","author":[{"given":"Lin","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Shuai","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jiayang","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Shan","sequence":"additional","affiliation":[]},{"given":"Yuancheng","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,1]]},"reference":[{"issue":"2","key":"20_CR1","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1088\/1674-4926\/41\/2\/021401","volume":"41","author":"Y Lu","year":"2020","unstructured":"Lu, Y., Liu, L., Zhu, J., et al.: Architecture, challenges and applications of dynamic reconfigurable computing. J. Semicond. 41(2), 4\u201313 (2020)","journal-title":"J. Semicond."},{"key":"20_CR2","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1007\/978-981-19-9582-8_40","volume-title":"New Trends in Computer Technologies and Applications: 25th International Computer Symposium, ICS 2022, Taoyuan, Taiwan, December 15\u201317, 2022, Proceedings","author":"J-C Chiu","year":"2022","unstructured":"Chiu, J.-C., Yan, Z.-Y., Liu, Y.-C.: Design and implementation of the CNN accelator based on multi-streaming SIMD mechanisms. In: Hsieh, S.-Y., Hung, L.-J., Klasing, R., Lee, C.-W., Peng, S.-L. (eds.) New Trends in Computer Technologies and Applications: 25th International Computer Symposium, ICS 2022, Taoyuan, Taiwan, December 15\u201317, 2022, Proceedings, pp. 460\u2013473. Springer Nature Singapore, Singapore (2022). https:\/\/doi.org\/10.1007\/978-981-19-9582-8_40"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Sharma, H., Park, J., Suda, N.: Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks. In: ACM\/IEEE 45th annual international symposium on computer architecture (ISCA). IEEE 2018, 764\u2013775 (2018)","DOI":"10.1109\/ISCA.2018.00069"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Moss, D.J., Krishnan, S., Nurvitadhi, E., et al.: A customizable matrix multiplication framework for the intel harpv2 xeon+fpga platform: a deep learning case study. In: 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, pp. 107\u2013116 (2018)","DOI":"10.1145\/3174243.3174258"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Faraone, J. Kumm, M., Hardieck, M., et al.: AddNet: deep neural networks using fpga-optimized multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(1), 115\u2013128 (2020)","DOI":"10.1109\/TVLSI.2019.2939429"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Tang, S.N.: Area-efficient parallel multiplication units for CNN accelerators with output channel parallelization. IEEE Trans. Very Large Scale Integr. (VLSI) Systems. 31(3), 406\u2013410 (2023)","DOI":"10.1109\/TVLSI.2023.3235776"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Sun, M., Li, Z., Lu, A., et al.: FILM-QNN: efficient FPGA acceleration of deep neural networks with intra-layer, mixed-precision quantization. In: Proceedings of the 28th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 134\u2013145 (2022)","DOI":"10.1145\/3490422.3502364"},{"issue":"3","key":"20_CR8","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1016\/j.icte.2022.03.014","volume":"8","author":"N Wang","year":"2022","unstructured":"Wang, N., Nia, J., Li, J., et al.: A compression strategy to accelerate LSTM meta-learning on FPGA. ICT Express 8(3), 322\u2013327 (2022)","journal-title":"ICT Express"},{"key":"20_CR9","doi-asserted-by":"publisher","unstructured":"Nataraj Urs, H.D., Venkata Siva Reddy, R., Gudodagi, R., et al.: A novel algorithm for reconfigurable architecture for software-defined radio receiver on baseband processor for demodulation. Sustainable Computing. Springer, Cham, pp. 187\u2013206 (2023). https:\/\/doi.org\/10.1007\/978-3-031-13577-4_11","DOI":"10.1007\/978-3-031-13577-4_11"},{"issue":"3","key":"20_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3337929","volume":"12","author":"Y Umuroglu","year":"2019","unstructured":"Umuroglu, Y., Conficconi, D., Rasnayake, L., et al.: Optimizing bit-serial matrix multiplication for reconfigurable computing. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 12(3), 1\u201324 (2019)","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"issue":"3","key":"20_CR11","first-page":"1","volume":"70","author":"K Liu","year":"2021","unstructured":"Liu, K., Tian, Z., Li, Z., et al.: RfLoc: a reflector-assisted indoor localization system using a single-antenna AP. IEEE Trans. Instrum. Meas. 70(3), 1\u201316 (2021)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Wang, A., Xu, W., Sun, H., et al.: Arrhythmia classifier using binarized convolutional neural network for resource-constrained devices. In: 2022 4th International Conference on Communications, Information System and Computer Engineering (CISCE), Shenzhen, China, 2022, pp. 213\u2013220 (2022)","DOI":"10.1109\/CISCE55963.2022.9851002"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Stepchenkov, Y.A., Khilko, D.V., Shikunov, Y.I.: Filter kernels preliminary benchmarking, DSP, for recurrent data-flow architecture. In: IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus). IEEE 2021, pp. 2040\u20132044 (2021)","DOI":"10.1109\/ElConRus51938.2021.9396594"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Deng, J., Jiang, L., Zhu, Y., et al.: HRM: H-tree based reconfiguration mechanism in reconfigurable homogeneous PE array. J. Semiconductors. 41(2), 1\u20139 (2020)","DOI":"10.1088\/1674-4926\/41\/2\/022402"},{"issue":"4","key":"20_CR15","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1007\/s12204-021-2319-z","volume":"26","author":"R Shan","year":"2021","unstructured":"Shan, R., Jiang, L., Wu, H., He, F., Liu, X.: Dynamical self-reconfigurable mechanism for data-driven cell array. J. Shanghai Jiaotong Univ. (Science) 26(4), 511\u2013521 (2021). https:\/\/doi.org\/10.1007\/s12204-021-2319-z","journal-title":"J. Shanghai Jiaotong Univ. (Science)"},{"key":"20_CR16","doi-asserted-by":"crossref","unstructured":"Maki, A., Miyashita, D., Nakata, K., et al.: FPGA-based CNN processor with filter-wise-optimized bit precision. In: 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC). IEEE, pp. 47\u201350 (2018)","DOI":"10.1109\/ASSCC.2018.8579342"},{"key":"20_CR17","doi-asserted-by":"crossref","unstructured":"Chen, Y., Du, H., Chang, L.: A reconfigurable micro-processing element for mixed precision CNNs. In: 2022 14th International Conference on Measuring Technology and Mechatronics Automation (ICMTMA). IEEE, pp. 1\u20135 (2022)","DOI":"10.1109\/ICMTMA54903.2022.00008"},{"issue":"12","key":"20_CR18","doi-asserted-by":"publisher","first-page":"4727","DOI":"10.1109\/TCSI.2019.2933321","volume":"66","author":"W Liu","year":"2019","unstructured":"Liu, W., Liao, Q., Qiao, F., et al.: Approximate designs for fast Fourier transform (FFT) with application to speech recognition. IEEE Trans. Circuits Syst. I Regul. Pap. 66(12), 4727\u20134739 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-97-0801-7_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T08:13:36Z","timestamp":1709194416000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-97-0801-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9789819708000","9789819708017"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-981-97-0801-7_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tianjin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/tjutanklab.com\/ica3pp2023\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Online submission system","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"439","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"145","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"33% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}