{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:20:50Z","timestamp":1766578850516,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":16,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819708338"},{"type":"electronic","value":"9789819708345"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-981-97-0834-5_27","type":"book-chapter","created":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T02:02:48Z","timestamp":1710208968000},"page":"474-487","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Absorb: Deadlock Resolution for\u00a02.5D Modular Chiplet Based Systems"],"prefix":"10.1007","author":[{"given":"Yi","family":"Yang","sequence":"first","affiliation":[]},{"given":"Tiejun","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Sheng","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yanqiang","family":"Sun","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,3,12]]},"reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Krishna, T., Peh, L.S., et al.: GARNET: a detailed on-chip network model inside a full-system simulator. In: 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 33\u201342. IEEE (2009)","DOI":"10.1109\/ISPASS.2009.4919636"},{"issue":"2","key":"27_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. C-36(5), 547\u2013553 (1988)","DOI":"10.1109\/TC.1987.1676939"},{"issue":"12","key":"27_CR4","doi-asserted-by":"publisher","first-page":"1320","DOI":"10.1109\/71.250114","volume":"4","author":"J Duato","year":"1993","unstructured":"Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distrib. Syst. 4(12), 1320\u20131331 (1993)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"12","key":"27_CR5","doi-asserted-by":"publisher","first-page":"1219","DOI":"10.1109\/71.970556","volume":"12","author":"J Duato","year":"2001","unstructured":"Duato, J., Pinkston, T.M.: A general theory for deadlock-free adaptive routing using a mixed set of resources. IEEE Trans. Parallel Distrib. Syst. 12(12), 1219\u20131235 (2001)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Fallin, C., Craik, C., Mutlu, O.: CHIPPER: a low-complexity bufferless deflection router. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pp. 144\u2013155. IEEE (2011)","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Ramrakhyani, A., Krishna, T.: Static bubble: a framework for deadlock-free irregular on-chip topologies. In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 253\u2013264. IEEE (2017)","DOI":"10.1109\/HPCA.2017.44"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Chen, L., Wang, R., Pinkston, T.M.: Critical bubble scheme: an efficient implementation of globally aware network flow control. In: 2011 IEEE International Parallel & Distributed Processing Symposium, pp. 592\u2013603. IEEE (2011)","DOI":"10.1109\/IPDPS.2011.63"},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"Ramrakhyani, A., Gratz, P.V., Krishna, T.: Synchronized progress in interconnection networks (SPIN): a new theory for deadlock freedom. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 699\u2013711. IEEE (2018)","DOI":"10.1109\/ISCA.2018.00064"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Parasar, M., Jerger, N.E., Gratz, P.V., et al.: SWAP: synchronized weaving of adjacent packets for network deadlock resolution. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 873\u2013885 (2019)","DOI":"10.1145\/3352460.3358255"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Parasar, M., Farrokhbakht, H., Jerger, N.E., et al.: DRAIN: deadlock removal for arbitrary irregular networks. In: 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 447\u2013460. IEEE (2020)","DOI":"10.1109\/HPCA47549.2020.00044"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Yin, J., Lin, Z., Kayiran, O., et al.: Modular routing design for chiplet-based systems. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 726\u2013738. IEEE (2018)","DOI":"10.1109\/ISCA.2018.00066"},{"issue":"11","key":"27_CR13","doi-asserted-by":"publisher","first-page":"1928","DOI":"10.1109\/TC.2020.3029682","volume":"70","author":"P Majumder","year":"2020","unstructured":"Majumder, P., Kim, S., Huang, J., et al.: Remote control: a simple deadlock avoidance scheme for modular systems-on-chip. IEEE Trans. Comput. 70(11), 1928\u20131941 (2020)","journal-title":"IEEE Trans. Comput."},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Taheri, E., Pasricha, S., Nikdast, M.: DeFT: a deadlock-free and fault-tolerant routing algorithm for 2.5 D Chiplet Networks. In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1047\u20131052. IEEE (2022)","DOI":"10.23919\/DATE54114.2022.9774617"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Wu, Y., Wang, L., Wang, X., et al.: Upward packet popup for deadlock freedom in modular chiplet-based systems. In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 986\u20131000. IEEE (2022)","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"27_CR16","doi-asserted-by":"crossref","unstructured":"Zhan, X., Bao, Y., Bienia, C., et al.: PARSEC3. 0: a multicore benchmark suite with network stacks and SPLASH-2X. ACM SIGARCH Comput. Archit. News 44(5), 1\u201316 (2017)","DOI":"10.1145\/3053277.3053279"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-97-0834-5_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T02:08:33Z","timestamp":1710209313000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-97-0834-5_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9789819708338","9789819708345"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-981-97-0834-5_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"12 March 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tianjin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/tjutanklab.com\/ica3pp2023\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Online submission system","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"439","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"145","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"33% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}