{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,7]],"date-time":"2026-11-07T03:21:07Z","timestamp":1794021667120,"version":"4.8.0"},"publisher-location":"Singapore","reference-count":28,"publisher":"Springer Nature Singapore","isbn-type":[{"value":"9789819750276","type":"print"},{"value":"9789819750283","type":"electronic"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-981-97-5028-3_4","type":"book-chapter","created":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T12:02:12Z","timestamp":1721044932000},"page":"64-83","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["An Efficient Hardware Implementation of\u00a0Crystal-Dilithium on\u00a0FPGA"],"prefix":"10.1007","author":[{"given":"Zixuan","family":"Wu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rongmao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,7,16]]},"reference":[{"key":"4_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/978-3-030-57808-4_22","volume-title":"Applied Cryptography and Network Security","author":"E Alkim","year":"2020","unstructured":"Alkim, E., Barreto, P.S.L.M., Bindel, N., Kr\u00e4mer, J., Longa, P., Ricardini, J.E.: The lattice-based digital signature scheme qTESLA. In: Conti, M., Zhou, J., Casalicchio, E., Spognardi, A. (eds.) ACNS 2020. LNCS, vol. 12146, pp. 441\u2013460. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-57808-4_22"},{"key":"4_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1007\/978-3-319-04852-9_2","volume-title":"Topics in Cryptology \u2013 CT-RSA 2014","author":"S Bai","year":"2014","unstructured":"Bai, S., Galbraith, S.D.: An improved compression technique for signatures based on learning with errors. In: Benaloh, J. (ed.) CT-RSA 2014. LNCS, vol. 8366, pp. 28\u201347. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-04852-9_2"},{"issue":"4","key":"4_CR3","doi-asserted-by":"publisher","first-page":"527","DOI":"10.46586\/tches.v2022.i4.527-552","volume":"2022","author":"G Barbu","year":"2022","unstructured":"Barbu, G., et al.: ECDSA white-box implementations: attacks and designs from CHES 2021 challenge. IACR Trans. Crypt. Hardware Embed. Syst. 2022(4), 527\u2013552 (2022)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Beckwith, L., Nguyen, D.T., Gaj, K.: High-performance hardware implementation of CRYSTALS-Dilithium. In: 2021 International Conference on Field-Programmable Technology, pp. 1\u201310. IEEE (2021)","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Bisheh-Niasar, M., Azarderakhsh, R., Mozaffari-Kermani, M.: High-speed NTT-based polynomial multiplication accelerator for post-quantum cryptography. In: 2021 IEEE 28th Symposium on Computer Arithmetic, pp. 94\u2013101. IEEE (2021)","DOI":"10.1109\/ARITH51176.2021.00028"},{"key":"4_CR6","first-page":"94","volume":"2022","author":"X Chen","year":"2022","unstructured":"Chen, X., Yang, B., Yin, S., Wei, S., Liu, L.: CFNTT: scalable radix-2\/4 NTT multiplication architecture with an efficient conflict-free memory mapping scheme. IACR Trans. Crypt. Hardware Embed. Syst. 2022, 94\u2013126 (2022)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"key":"4_CR7","doi-asserted-by":"publisher","first-page":"238","DOI":"10.46586\/tches.v2018.i1.238-268","volume":"2018","author":"L Ducas","year":"2018","unstructured":"Ducas, L., et al.: CRYSTALS-Dilithium: a lattice-based digital signature scheme. IACR Trans. Crypt. Hardware Embed. Syst. 2018, 238\u2013268 (2018)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"issue":"3","key":"4_CR8","first-page":"556","volume":"67","author":"X Feng","year":"2019","unstructured":"Feng, X., Li, S., Xu, S.: RLWE-oriented high-speed polynomial multiplier utilizing multi-lane Stockham NTT algorithm. IEEE Trans. Circuits Syst. II Exp. Briefs 67(3), 556\u2013559 (2019)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"4_CR9","doi-asserted-by":"publisher","first-page":"239","DOI":"10.46586\/tches.v2020.i4.239-280","volume":"2020","author":"T Fritzmann","year":"2020","unstructured":"Fritzmann, T., Sigl, G., Sep\u00falveda, J.: RISQ-V: tightly coupled RISQ-V accelerators for post-quantum cryptography. IACR Trans. Crypt. Hardware Embed. Syst. 2020, 239\u2013280 (2020)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"key":"4_CR10","first-page":"1","volume":"2021","author":"DO Greconici","year":"2021","unstructured":"Greconici, D.O., Kannwischer, M.J., Sprenkels, A.: Compact Dilithium implementations on Cortex-M3 and Cortex-M4. IACR Trans. Crypt. Hardware Embed. Syst. 2021, 1\u201324 (2021)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"key":"4_CR11","doi-asserted-by":"publisher","unstructured":"Land, G., Sasdrich, P., G\u00fcneysu, T.: A hard crystal-implementing Dilithium on reconfigurable hardware. In: Grosso, V., P\u00f6ppelmann, T. (eds.) International Conference on Smart Card Research and Advanced Applications, CARDIS 2021. LNCS, vol. 13173, pp. 210\u2013230. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-97348-3_12","DOI":"10.1007\/978-3-030-97348-3_12"},{"issue":"6","key":"4_CR12","first-page":"29","volume":"8","author":"G Liu","year":"2022","unstructured":"Liu, G., Li, H., Zhu, H., Huang, Y., Liu, X.: Public key cryptographic algorithm SM2 optimized implementation on low power embedded platform. Chin. J. Netw. Inf. Secur. 8(6), 29\u201338 (2022)","journal-title":"Chin. J. Netw. Inf. Secur."},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Mert, A.C., \u00d6zt\u00fcrk, E., Sava\u015f, E.: Design and implementation of a fast and scalable NTT-based polynomial multiplier architecture. In: 2019 22nd Euromicro Conference on Digital System Design, pp. 253\u2013260. IEEE (2019)","DOI":"10.1109\/DSD.2019.00045"},{"key":"4_CR14","doi-asserted-by":"publisher","first-page":"150798","DOI":"10.1109\/ACCESS.2021.3126208","volume":"9","author":"P Nannipieri","year":"2021","unstructured":"Nannipieri, P., Di Matteo, S., Zulberti, L., Albicocchi, F., Saponara, S., Fanucci, L.: A RISC-V post quantum cryptography instruction set extension for number theoretic transform to speed-up crystals algorithms. IEEE Access 9, 150798\u2013150808 (2021)","journal-title":"IEEE Access"},{"key":"4_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1007\/978-3-030-25283-0_7","volume-title":"Progress in Cryptology \u2013 LATINCRYPT 2017","author":"T Oder","year":"2019","unstructured":"Oder, T., G\u00fcneysu, T.: Implementing the NewHope-simple key exchange on low-cost FPGAs. In: Lange, T., Dunkelman, O. (eds.) LATINCRYPT 2017. LNCS, vol. 11368, pp. 128\u2013142. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-25283-0_7"},{"key":"4_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1007\/978-3-319-22174-8_19","volume-title":"Progress in Cryptology \u2013 LATINCRYPT 2015","author":"T P\u00f6ppelmann","year":"2015","unstructured":"P\u00f6ppelmann, T., Oder, T., G\u00fcneysu, T.: High-performance ideal lattice-based cryptography on 8-bit ATxmega microcontrollers. In: Lauter, K., Rodr\u00edguez-Henr\u00edquez, F. (eds.) LATINCRYPT 2015. LNCS, vol. 9230, pp. 346\u2013365. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-22174-8_19"},{"key":"4_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1007\/978-3-030-42068-0_4","volume-title":"Smart Card Research and Advanced Applications","author":"P Ravi","year":"2020","unstructured":"Ravi, P., Gupta, S.S., Chattopadhyay, A., Bhasin, S.: Improving speed of Dilithium\u2019s signing procedure. In: Bela\u00efd, S., G\u00fcneysu, T. (eds.) CARDIS 2019. LNCS, vol. 11833, pp. 57\u201373. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-42068-0_4"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Ricci, S., et al.: Implementing CRYSTALS-Dilithium signature scheme on FPGAs. In: Proceedings of the 16th International Conference on Availability, Reliability and Security, pp. 1\u201311 (2021)","DOI":"10.1145\/3465481.3465756"},{"key":"4_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1007\/978-3-662-44709-3_21","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"SS Roy","year":"2014","unstructured":"Roy, S.S., Vercauteren, F., Mentens, N., Chen, D.D., Verbauwhede, I.: Compact ring-LWE cryptoprocessor. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 371\u2013391. Springer, Heidelberg (2014). https:\/\/doi.org\/10.1007\/978-3-662-44709-3_21"},{"key":"4_CR20","unstructured":"Soni, D., Basu, K., Nabeel, M., Karri, R.: A hardware evaluation study of NIST post-quantum cryptographic signature schemes. In: Second PQC Standardization Conference. NIST (2019)"},{"issue":"9","key":"4_CR21","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TVLSI.2022.3179459","volume":"30","author":"T Wang","year":"2022","unstructured":"Wang, T., Zhang, C., Cao, P., Gu, D.: Efficient implementation of Dilithium signature scheme on FPGA SoC platform. IEEE Trans. Very Large Scale Integr. Syst. 30(9), 1158\u20131171 (2022)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"4_CR22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-6571-3","volume-title":"Polynomial Algorithms in Computer Algebra","author":"F Winkler","year":"1996","unstructured":"Winkler, F.: Polynomial Algorithms in Computer Algebra. Springer, Vienna (1996). https:\/\/doi.org\/10.1007\/978-3-7091-6571-3"},{"key":"4_CR23","doi-asserted-by":"publisher","first-page":"328","DOI":"10.46586\/tches.v2021.i2.328-356","volume":"2021","author":"Y Xing","year":"2021","unstructured":"Xing, Y., Li, S.: A compact hardware implementation of CCA-secure key exchange mechanism CRYSTALS-KYBER on FPGA. IACR Trans. Crypt. Hardware Embed. Syst. 2021, 328\u2013356 (2021)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"key":"4_CR24","doi-asserted-by":"publisher","unstructured":"Yang, H., Chen, R., Wang, Q., Wu, Z., Peng, W.: Hardware acceleration of NTT-based polynomial multiplication in CRYSTALS-KYBER. In: Ge, C., Yung, M. (eds.) International Conference on Information Security and Cryptology, Inscrypt 2023. LNCS, vol. 14527. pp. 111\u2013129. Springer (2023). https:\/\/doi.org\/10.1007\/978-981-97-0945-8_7","DOI":"10.1007\/978-981-97-0945-8_7"},{"key":"4_CR25","doi-asserted-by":"publisher","first-page":"49","DOI":"10.46586\/tches.v2020.i2.49-72","volume":"2020","author":"N Zhang","year":"2020","unstructured":"Zhang, N., Yang, B., Chen, C., Yin, S., Wei, S., Liu, L.: Highly efficient architecture of NewHope-NIST on FPGA using low-complexity NTT\/INTT. IACR Trans. Crypt. Hardware Embed. Syst. 2020, 49\u201372 (2020)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"issue":"8","key":"4_CR26","first-page":"5101","volume":"63","author":"B Zhao","year":"2016","unstructured":"Zhao, B., et al.: A novel NTT-based authentication scheme for 10-GHz quantum key distribution systems. IEEE Trans. Industr. Electron. 63(8), 5101\u20135108 (2016)","journal-title":"IEEE Trans. Industr. Electron."},{"key":"4_CR27","first-page":"270","volume":"2022","author":"C Zhao","year":"2022","unstructured":"Zhao, C., et al.: A compact and high-performance hardware architecture for CRYSTALS-Dilithium. IACR Trans. Crypt. Hardware Embed. Syst. 2022, 270\u2013295 (2022)","journal-title":"IACR Trans. Crypt. Hardware Embed. Syst."},{"issue":"2","key":"4_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3447812","volume":"14","author":"Z Zhou","year":"2021","unstructured":"Zhou, Z., He, D., Liu, Z., Luo, M., Choo, K.K.R.: A software\/hardware co-design of CRYSTALS-Dilithium signature scheme. ACM Trans. Reconfigurable Technol. Syst. 14(2), 1\u201321 (2021)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."}],"container-title":["Lecture Notes in Computer Science","Information Security and Privacy"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-97-5028-3_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T12:03:51Z","timestamp":1721045031000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-97-5028-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9789819750276","9789819750283"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-981-97-5028-3_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"16 July 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ACISP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Australasian Conference on Information Security and Privacy","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Sydney, NSW","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Australia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 July 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 July 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"acisp2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.acisp24.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}