{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:08:05Z","timestamp":1742965685929,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":20,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819914715"},{"type":"electronic","value":"9789819914722"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-981-99-1472-2_15","type":"book-chapter","created":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T03:37:55Z","timestamp":1687491475000},"page":"173-186","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Implementations and Performance Analysis of Different Routing Algorithms for the 2D-Mesh Network-On-Chip"],"prefix":"10.1007","author":[{"given":"Vulligadla","family":"Amaresh","sequence":"first","affiliation":[]},{"given":"Rajiv Ranjan","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Rajeev","family":"Kamal","sequence":"additional","affiliation":[]},{"given":"Abhishek","family":"Basu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,23]]},"reference":[{"issue":"4","key":"15_CR1","first-page":"70","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., DeMicheli, G.: Networks on chips: a new SoC paradigm. IEEE Trans. Comput. 35(4), 70\u201378 (2002)","journal-title":"IEEE Trans. Comput."},{"key":"15_CR2","unstructured":"A comparison of network-on-chip busses. Arteris, white paper (2005)"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"15_CR4","unstructured":"Dally, W.J.,Towles, B.P.: Principles and Practices of Interconnection. Elsevier (2004)"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. In: Proceedings of the IEEE, vol. 89, issue no. 4, pp. 490504 (2001)","DOI":"10.1109\/5.920580"},{"issue":"5","key":"15_CR6","doi-asserted-by":"publisher","first-page":"3645","DOI":"10.1109\/MM.2002.1044298","volume":"22","author":"F Karim","year":"2002","unstructured":"Karim, F., Nguyen, A., Dey, S.: An interconnect architecture for networking systems on chips. IEEE Micro 22(5), 3645 (2002)","journal-title":"IEEE Micro"},{"key":"15_CR7","volume":"2012","author":"W-C Tsai","year":"2012","unstructured":"Tsai, W.-C., Lan, Y.-C., Hu, Y.-H., Chen, S.-J.: Networks on chips: structure and design methodologies. J. Electr. Comput. Eng. 2012, 509465 (2012)","journal-title":"J. Electr. Comput. Eng."},{"issue":"1","key":"15_CR8","doi-asserted-by":"publisher","first-page":"0321","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U., Peh, L.-S., et al.: Out-standing research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 28(1), 0321 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"15_CR9","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks\u2014An Engineering Approach. Morgan Kaufmann Publishers (1997)"},{"issue":"1","key":"15_CR10","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/L-CA.2007.16","volume":"7","author":"J Flich","year":"2008","unstructured":"Flich, J., Duato, J.: Logic-based distributed routing for NoCs. Comput. Architect. Lett. 7(1), 13\u201316 (2008)","journal-title":"Comput. Architect. Lett."},{"issue":"1","key":"15_CR11","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.566196","volume":"17","author":"M Galles","year":"1997","unstructured":"Galles, M.: Spider: a high-speed network interconnect. IEEE Micro 17(1), 34\u201339 (1997)","journal-title":"IEEE Micro"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Vaidya, A.S., Sivasubramaniam, A., Das, C.R.: LAPSES: a recipe for high performance adaptive router design. In: Fifth International Symposium on High-Performance Computer Architecture, pp. 236\u2013243 (1999)","DOI":"10.1109\/HPCA.1999.744375"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: DyAD\u2014smart routing for networks-on-chip. In: 41st Design Automation Conference, IEEE, pp. 260\u2013263 (2004)","DOI":"10.1145\/996566.996638"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, D., Theocharides, T., et al.: A low latency router supporting adaptivity for on-chip interconnects. In: 42nd Design Automation Conference, IEEE, pp. 559\u2013564 (2005)","DOI":"10.1145\/1065579.1065726"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Najib, N., Monemi, A., Marsono, M.N.: Partially adaptive look-ahead routing for low latency network-on-chip. In: IEEE Student Conference on Research and Development (SCOReD), pp.1\u20135 (2014)","DOI":"10.1109\/SCORED.2014.7072956"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Manevich, R., Cidon, I., Kolodny, A., Walter, I.: Centralized adaptive routing for NoCs. Comput. Architec. Lett. 9(2), 57\u201360 (2010)","DOI":"10.1109\/L-CA.2010.17"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Fu, B., Han, Y., Ma, J., et al.: An abacus turn model for time\/space-efficient reconfigurable routing. In: 38th Annual International Symposium on Computer Architecture (ISCA), pp. 259\u2013270 (2011)","DOI":"10.1145\/2000064.2000096"},{"key":"15_CR18","doi-asserted-by":"crossref","unstructured":"Hu, S., Xu, W., Lin, J., Lin, X.: Probabilistic odd-even: an adaptive wormhole routing algorithm for 2d mesh network-on-chip. J. Supercomputing 123 (2014)","DOI":"10.1007\/s11227-014-1250-6"},{"issue":"9","key":"15_CR19","doi-asserted-by":"publisher","first-page":"2397","DOI":"10.1109\/TPDS.2013.166","volume":"25","author":"M Sheng","year":"2014","unstructured":"Sheng, M., Zhiying, W., Enright Jerger, N.: Novel flow control for fully adaptive routing in cache-coherent NoCs. IEEE Trans. Parallel Distrib. Syst. 25(9), 2397\u20132407 (2014)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"6","key":"15_CR20","doi-asserted-by":"publisher","first-page":"809","DOI":"10.1109\/TC.2008.38","volume":"57","author":"G Ascia","year":"2008","unstructured":"Ascia, G., Catania, V., Palesi, M., Patti, D.: Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Trans. Comput. 57(6), 809\u2013820 (2008)","journal-title":"IEEE Trans. Comput."}],"container-title":["Advances in Intelligent Systems and Computing","Recent Trends in Intelligence Enabled Research"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-99-1472-2_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T03:43:32Z","timestamp":1687491812000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-99-1472-2_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9789819914715","9789819914722"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-981-99-1472-2_15","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"23 June 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DoSIER","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Doctoral Symposium on Intelligence Enabled Research","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cooch Behar","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 December 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 December 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dosier2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/dosier.drsiddhartha.net\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}