{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:23:39Z","timestamp":1766067819705,"version":"3.40.3"},"publisher-location":"Singapore","reference-count":46,"publisher":"Springer Nature Singapore","isbn-type":[{"type":"print","value":"9789819978717"},{"type":"electronic","value":"9789819978724"}],"license":[{"start":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T00:00:00Z","timestamp":1699401600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,11,8]],"date-time":"2023-11-08T00:00:00Z","timestamp":1699401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-981-99-7872-4_2","type":"book-chapter","created":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T14:02:42Z","timestamp":1699365762000},"page":"19-39","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Polaris: Enhancing CXL-based Memory Expanders with\u00a0Memory-side Prefetching"],"prefix":"10.1007","author":[{"given":"Zhe","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuotao","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ran","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongqiang","family":"Xiong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,11,8]]},"reference":[{"key":"2_CR1","unstructured":"Parsec 2.1, 2022.9. https:\/\/parsec.cs.princeton.edu\/"},{"key":"2_CR2","unstructured":"Pythia\u2019s github repo, 2022.9. https:\/\/github.com\/CMU-SAFARI\/Pythia"},{"key":"2_CR3","unstructured":"Aguilera, M.K., et al.: Remote regions: a simple abstraction for remote memory. In: 2018 USENIX Annual Technical Conference (USENIX ATC 18), pp. 775\u2013787 (2018)"},{"key":"2_CR4","unstructured":"Al Maruf, H., Chowdhury, M.: Effectively prefetching remote memory with leap. In: 2020 USENIX Annual Technical Conference (USENIX ATC 20), pp. 843\u2013857 (2020)"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Amaro, E., et al.: Can far memory improve job throughput? In: Proceedings of the Fifteenth European Conference on Computer Systems, pp. 1\u201316 (2020)","DOI":"10.1145\/3342195.3387522"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Bakhshalipour, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Domino temporal data prefetcher. In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 131\u2013142. IEEE (2018)","DOI":"10.1109\/HPCA.2018.00021"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Bakhshalipour, M., Shakerinava, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Bingo spatial data prefetcher. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 399\u2013411. IEEE (2019)","DOI":"10.1109\/HPCA.2019.00053"},{"key":"2_CR8","unstructured":"Beamer, S., Asanovi\u0107, K., Patterson, D.: The gap benchmark suite, arXiv preprint arXiv:1508.03619 (2015)"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Bera, R., et al.: Hermes: accelerating long-latency load requests via perceptron-based off-chip load prediction. In: 55th IEEE\/ACM International Symposium on Microarchitecture, MICRO 2022, Chicago, IL, USA, 1\u20135 October 2022. IEEE, 2022, pp. 1\u201318 (2022). https:\/\/doi.org\/10.1109\/MICRO56248.2022.00015","DOI":"10.1109\/MICRO56248.2022.00015"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Bera, R., Kanellopoulos, K., Nori, A., Shahroodi, T., Subramoney, S., Mutlu, O.: Pythia: a customizable hardware prefetching framework using online reinforcement learning. In: MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, 2021, pp. 1121\u20131137 (2021)","DOI":"10.1145\/3466752.3480114"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Bera, R., Nori, A.V., Mutlu, O., Subramoney, S.: Dspatch: dual spatial pattern prefetcher. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, 2019, pp. 531\u2013544 (2019)","DOI":"10.1145\/3352460.3358325"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Bhatia, E., Chacon, G., Pugsley, S., Teran, E., Gratz, P.V., Jim\u00e9nez, D.A.: Perceptron-based prefetch filtering. In: 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA), pp. 1\u201313. IEEE (2019)","DOI":"10.1145\/3307650.3322207"},{"key":"2_CR13","doi-asserted-by":"publisher","unstructured":"Bloom, B.H.: Space\/time trade-offs in hash coding with allowable errors. Commun. ACM 13(7), 422\u2013426 (1970). https:\/\/doi.org\/10.1145\/362686.362692","DOI":"10.1145\/362686.362692"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Bucek, J., Lange, K.-D., Kistowski, J.V.: SPEC CPU2017: next-generation compute benchmark. In: Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering, pp. 41\u201342 (2018)","DOI":"10.1145\/3185768.3185771"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Calciu, I., et al.: Rethinking software runtimes for disaggregated memory. In: Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 79\u201392 (2021)","DOI":"10.1145\/3445814.3446713"},{"key":"2_CR16","unstructured":"ChampSim, Champsim simulator, 2022.9. https:\/\/github.com\/ChampSim\/ChampSim"},{"key":"2_CR17","unstructured":"C. foundation, Cxl 3.0 specification, 2022.9. https:\/\/www.computeexpresslink.org\/download-the-specification"},{"key":"2_CR18","unstructured":"Gao, Y., et al.: When cloud storage meets $$\\{RDMA\\}$$. In: 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21), pp. 519\u2013533 (2021)"},{"key":"2_CR19","unstructured":"Gouk, D., Lee, S., Kwon, M., Jung, M.: Direct access,$$\\{High-Performance\\}$$ memory disaggregation with $$\\{DirectCXL\\}$$. In: 2022 USENIX Annual Technical Conference (USENIX ATC 22), pp. 287\u2013294 (2022)"},{"key":"2_CR20","unstructured":"Gu, J., Lee, Y., Zhang, Y., Chowdhury, M., Shin, K.G.: Efficient memory disaggregation with infiniswap. In: 14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17), pp. 649\u2013667 (2017)"},{"issue":"4","key":"2_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Huggahalli, R., Iyer, R., Tetrick, S.: Direct cache access for high bandwidth network i\/o. In: 32nd International Symposium on Computer Architecture (ISCA\u201905), pp. 50\u201359. IEEE (2005)","DOI":"10.1145\/1080695.1069976"},{"key":"2_CR23","unstructured":"Hynix, S.: Sk hynix cxl memory expander, 2022.9. https:\/\/news.skhynix.com\/sk-hynix-develops-ddr5-dram-cxltm-memory-to-expand-the-cxl-memory-ecosystem\/"},{"key":"2_CR24","unstructured":"Intel, Intel data-direct io, 2022.9. https:\/\/www.intel.cn\/content\/www\/cn\/zh\/io\/data-direct-i-o-technology.html"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Kim, J., Pugsley, S.H., Gratz, P.V., Reddy, A.N., Wilkerson, C., Chishti, Z.: Path confidence based lookahead prefetching. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201312. IEEE (2016)","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Kumar, A., Huggahalli, R., Makineni, S.: Characterization of direct cache access on multi-core systems and 10gbe. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp. 341\u2013352. IEEE (2009)","DOI":"10.1109\/HPCA.2009.4798271"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Le\u00f3n, E.A., Ferreira, K.B., Maccabe, A.B.: Reducing the impact of the memorywall for I\/O using cache injection. In: 2007 15th Annual IEEE Symposium on High-Performance Interconnects (HOTI), pp. 143\u2013150. IEEE (2007)","DOI":"10.1109\/HOTI.2007.8"},{"key":"2_CR28","unstructured":"Li, H., et al.: First-generation memory disaggregation for cloud platforms, arXiv preprint arXiv:2203.00241 (2022)"},{"issue":"3","key":"2_CR29","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1145\/1555815.1555789","volume":"37","author":"K Lim","year":"2009","unstructured":"Lim, K., Chang, J., Mudge, T., Ranganathan, P., Reinhardt, S.K., Wenisch, T.F.: Disaggregated memory for expansion and sharing in blade servers. ACM SIGARCH Comput. Archit. News 37(3), 267\u2013278 (2009)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Maruf, H.A., et al.: TPP: transparent page placement for cxl-enabled tiered memory, arXiv preprint arXiv:2206.02878 (2022)","DOI":"10.1145\/3582016.3582063"},{"key":"2_CR31","doi-asserted-by":"crossref","unstructured":"Michaud, P.: Best-offset hardware prefetching. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 469\u2013480 (2016)","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"2_CR32","first-page":"28","volume":"27","author":"N Muralimanohar","year":"2009","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Cacti 6.0: a tool to model large caches. HP Lab. 27, 28 (2009)","journal-title":"HP Lab."},{"key":"2_CR33","doi-asserted-by":"crossref","unstructured":"Nassif, N., et al.: Sapphire rapids: the next-generation intel Xeon scalable processor. In: 2022 IEEE International Solid-State Circuits Conference (ISSCC), vol. 65, pp. 44\u201346. IEEE (2022)","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"2_CR34","unstructured":"NCSU, Freepdk45. https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"},{"key":"2_CR35","unstructured":"OpenXiangShan, Xiangshan riscv cpu, 2022.9. https:\/\/github.com\/OpenXiangShan\/XiangShan"},{"key":"2_CR36","doi-asserted-by":"crossref","unstructured":"Pugsley, S.H., et al.: Sandbox prefetching: safe run-time evaluation of aggressive prefetchers. In: IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), pp. 626\u2013637. IEEE (2014)","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"2_CR37","unstructured":"Ruan, Z., Schwarzkopf, M., Aguilera, M.K., Belay, A.: $$\\{AIFM\\}$$:$$\\{High-Performance\\}$$,$$\\{Application-Integrated\\}$$ far memory. In: 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pp. 315\u2013332 (2020)"},{"key":"2_CR38","unstructured":"Samsung, Smdk, 2022.9. https:\/\/github.com\/OpenMPDK\/SMDK.git"},{"key":"2_CR39","unstructured":"Shakerinava, M., Bakhshalipour, M., Lotfi-Kamran, P., Sarbazi-Azad, H.: Multi-lookahead offset prefetching. The Third Data Prefetching Championship (2019)"},{"key":"2_CR40","unstructured":"Shan, Y., Huang, Y., Chen, Y., Zhang, Y.: $$\\{LegoOS\\}$$: a disseminated, distributed $$\\{OS\\}$$ for hardware resource disaggregation. In: 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), pp. 69\u201387 (2018)"},{"key":"2_CR41","doi-asserted-by":"crossref","unstructured":"Shevgoor, M., Koladiya, S., Balasubramonian, R., Wilkerson, C., Pugsley, S.H., Chishti, Z.: Efficiently prefetching complex address patterns. In: 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 41\u2013152. IEEE (2015)","DOI":"10.1145\/2830772.2830793"},{"key":"2_CR42","unstructured":"Sumsung, Expanding the limits of memory bandwidth and density: Samsung\u2019s cxl dram memory expander, 2022.9. https:\/\/semiconductor.samsung.com\/newsroom\/tech-blog\/expanding-the-limits-of-memory-bandwidth-and-density-samsungs-cxl-dram-memory-expander\/"},{"key":"2_CR43","doi-asserted-by":"crossref","unstructured":"Tang, D., Bao, Y., Hu, W., Chen, M.: DMA cache: using on-chip storage to architecturally separate I\/O data from CPU data for improving I\/O performance. In: HPCA-16: The Sixteenth International Symposium on High-Performance Computer Architecture, pp. 1\u201312. IEEE (2010)","DOI":"10.1109\/HPCA.2010.5416638"},{"key":"2_CR44","unstructured":"Viswanathan, V.: Disclosure of H\/W prefetcher control on some intel processors. Intel SW Developer Zone (2014)"},{"key":"2_CR45","unstructured":"Wang, C., et al.: Semeru: a $$\\{Memory-Disaggregated\\}$$ managed runtime. In: 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20), pp. 261\u2013280 (2020)"},{"key":"2_CR46","unstructured":"Wiki, Pcie 5.0, 2022.9. https:\/\/en.wikipedia.org\/wiki\/PCI_Express"}],"container-title":["Lecture Notes in Computer Science","Advanced Parallel Processing Technologies"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-99-7872-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T14:03:06Z","timestamp":1699365786000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-981-99-7872-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,8]]},"ISBN":["9789819978717","9789819978724"],"references-count":46,"URL":"https:\/\/doi.org\/10.1007\/978-981-99-7872-4_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2023,11,8]]},"assertion":[{"value":"8 November 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"APPT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Advanced Parallel Processing Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Nanchang","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 August 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 August 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"appt2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/conf.ccf.org.cn\/CCFSys2023","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"49","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"23","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.8","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}