{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:46:23Z","timestamp":1754487983025},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,11,1]],"date-time":"1996-11-01T00:00:00Z","timestamp":846806400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Method Syst Des"],"published-print":{"date-parts":[[1996,11]]},"DOI":"10.1007\/bf00122081","type":"journal-article","created":{"date-parts":[[2004,10,31]],"date-time":"2004-10-31T07:48:16Z","timestamp":1099208896000},"page":"139-188","source":"Crossref","is-referenced-by-count":8,"title":["A unified signal transition graph model for asynchronous control circuit synthesis"],"prefix":"10.1007","volume":"9","author":[{"given":"Alexandre","family":"Yakovlev","sequence":"first","affiliation":[]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"P.A. Beerel and T.H.-Y. Meng, ?Gate-level synthesis of speed-independent asynchronous control circuits?, in Proceedings of the ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), March 1992.","DOI":"10.1109\/ICCAD.1992.279309"},{"key":"CR2","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1007\/978-3-540-47919-2_8","volume":"254","author":"E. Best","year":"1987","unstructured":"E. Best, ?Structural theory of Petri nets: The free-choice hiatus?, Lecture Notes in Computer Science, Vol. 254, pp. 168?206, 1987.","journal-title":"Lecture Notes in Computer Science"},{"key":"CR3","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/BF00289141","volume":"21","author":"E. Best","year":"1984","unstructured":"E. Best and K. Voss, ?Free choice systems have home states?, Acta Informatica, Vol. 21, pp. 89?100, 1984.","journal-title":"Acta Informatica"},{"key":"CR4","unstructured":"J.A. Brzozowski and C.-J. Seger, ?Advances in asynchronous circuit theory-Part I: Gate and unbounded inertial delay models?, Bulletin of the European Association of Theoretical Computer Science, Oct. 1990."},{"key":"CR5","unstructured":"S. Burns and A. Martin, ?A synthesis method for self-timed VLSI circuits?, in Proceedings of the International Conference on Computer Design, 1987."},{"key":"CR6","unstructured":"T.-A. Chu, ?Synthesis of self-timed control circuits from graphs: An example?, in Proceedings of the International Conference on Computer Design, pp. 565?571, 1986."},{"key":"CR7","unstructured":"T.-A. Chu, ?Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications?, Ph.D. thesis, MIT, June 1987."},{"key":"CR8","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1016\/S0022-0000(71)80013-2","volume":"5","author":"F. Commoner","year":"1971","unstructured":"F. Commoner, A.W. Holt, S. Even, and A. Pnueli, ?Marked directed graphs?, Journal of Computer and System Sciences, Vol. 5, pp. 511?523, 1971.","journal-title":"Journal of Computer and System Sciences"},{"key":"CR9","volume-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"D.L. Dill","year":"1988","unstructured":"D.L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, The MIT Press, Cambridge, Mass., 1988, An ACM Distinguished Dissertation 1988."},{"issue":"No. 2","key":"CR10","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1016\/0304-3975(92)90052-H","volume":"101","author":"J. Gunawardena","year":"1992","unstructured":"J. Gunawardena, ?Causal automata?, Theoretical Computer Science, Vol. 101, No. 2, pp. 265?288, 1992.","journal-title":"Theoretical Computer Science"},{"key":"CR11","unstructured":"J. Gunawardena, ?On the causal structure of the Muller unfolding?, Technical Report STAN-CS-93-1466, Dept. of Comp. Sci., Stanford University, March 1993."},{"key":"CR12","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1016\/0016-0032(54)90574-8","volume":"257","author":"D.A. Huffman","year":"1954","unstructured":"D.A. Huffman, ?The synthesis of sequential switching circuits?, J. Franklin Institute, Vol. 257, pp. 161?190, 275?303, March 1954.","journal-title":"J. Franklin Institute"},{"key":"CR13","first-page":"103","volume":"24","author":"R.M. Keller","year":"1975","unstructured":"R.M. Keller, ?A fundamental theorem of asynchronous parallel computation?, Lecture Notes in Computer Science, Vol. 24, pp. 103?112, 1975.","journal-title":"Lecture Notes in Computer Science"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"M.A. Kishinevsky, A.Y. Kondratyev, and A.R. Taubin, ?Formal method for self-timed design?, in Proceedings of the European Design Automation Conference (EDAC), 1991.","DOI":"10.1109\/EDAC.1991.206389"},{"key":"CR15","unstructured":"M.A. Kishinevsky, A.Y. Kondratyev, A.R. Taubin, and V.I. Varshavsky, ?Analysis and identification of self-timed circuits?, in Proceedings of IFIP 2nd Workshop on Designing Correct Circuits, pp. 275?287, Jan. 1992."},{"key":"CR16","unstructured":"M.A. Kishinevsky, A.Y. Kondratyev, A.R. Taubin, and V.I. Varshavsky, ?On self-timed behavior verification?, in Proceedings of the ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), 1992."},{"key":"CR17","unstructured":"M.A. Kishinevsky, A.Y. Kondratyev, A.R. Taubin, and V.I. Varshavsky, Concurrent Hardware. The Theory and Practice of Self-Timed Design, John Wiley and Sons Ltd., 1993."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"L. Lavagno, K. Keutzer, and A. Sangiovanni-Vincentelli, ?Algorithms for synthesis of hazard-free asynchronous circuits?, in Proceedings of the Design Automation Conference, June 1991.","DOI":"10.1145\/127601.127685"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"L. Lavagno, C.W. Moon, R.K. Brayton, and A. Sangiovanni-Vincentelli, ?Solving the state assignment problem for signal transition graphs?, in Proceedings of the Design Automation Conference, June 1992.","DOI":"10.1109\/DAC.1992.227821"},{"key":"CR20","unstructured":"A. Martin, ?Programming in VLSI: From communicating processes to delay-insensitive circuits?, in C.A.R. Hoare (Ed.), Developments in Concurrency and Communications, The UT Year of Programming Series, Addison-Wesley, 1990."},{"key":"CR21","unstructured":"A. Martin, ?Synthesis of asynchronous VLSI circuits?, in J. Staunstrup (Ed.), Formal Methods for VLSI Design, North-Holland, 1990."},{"key":"CR22","unstructured":"R.E. Miller, Switching Theory, Wiley and Sons, Vol. 2, Chapter 10, pp. 192?244, 1965."},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"C.W. Moon, P.R. Stephan, and R.K. Brayton, ?Synthesis of hazard-free asynchronous circuits from graphical specifications?, in Proceedings of the International Conference on Computer-Aided Design, Nov. 1991.","DOI":"10.1109\/ICCAD.1991.185265"},{"key":"CR24","unstructured":"D.E. Muller and W.C. Bartky, ?A theory of asynchronous circuits?, in Annals of Computing Laboratory of Harvard University, pp. 204?243, 1959."},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"T. Murata, ?Petri nets: Properties, analysis and applications?, Proceedings of the IEEE, pp. 541?580, April 1989.","DOI":"10.1109\/5.24143"},{"key":"CR26","doi-asserted-by":"crossref","unstructured":"M. Nielsen, G. Plotkin, and G. Winskel, ?Petri nets, event structures and domains. Part I?, Theoretical Computer Science, Vol. 13, pp. 85?108, 1981.","DOI":"10.1016\/0304-3975(81)90112-2"},{"key":"CR27","doi-asserted-by":"crossref","unstructured":"J.L. Peterson, ?Petri nets?, ACM Computing Surveys, Vol. 9, No. 3, Sept. 1977.","DOI":"10.1145\/356698.356702"},{"key":"CR28","unstructured":"C.A. Petri, ?Kommunikation mit Automaten?, Ph.D. thesis, Bonn, Institut f\u00fcr Instrumentelle Mathematik, 1962, (Technical report Schriften des IIM Nr. 3)."},{"key":"CR29","unstructured":"L.Y. Rosenblum and A.V. Yakovlev, ?Signal graphs:From self-timed to timed ones?, in International Workshop on Timed Petri Nets, Torino, Italy, 1985."},{"key":"CR30","unstructured":"C.L. Seitz, ?Asynchronous machines exhibiting concurrency?, in Proceedings of the Project MAC Conference on Concurrent Systems and Parallel Computation, 1970."},{"key":"CR31","first-page":"10","volume":"1","author":"C.L. Seitz","year":"1980","unstructured":"C.L. Seitz, ?Ideas about arbiters?, Lambda, Vol. 1, (1, First Quarter), pp. 10?14, 1980.","journal-title":"Lambda"},{"key":"CR32","unstructured":"C.L. Seitz, Chapter 7, in C. Mead and L. Conway (Eds.), Introduction to VLSI Systems, Addison Wesley, 1981."},{"key":"CR33","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","volume":"1","author":"J.T. Udding","year":"1986","unstructured":"J.T. Udding, ?A formal model for defining and classifying delay-insensitive circuits and systems?, Distributed Computing, Vol. 1, pp. 197?204, 1986.","journal-title":"Distributed Computing"},{"key":"CR34","doi-asserted-by":"crossref","unstructured":"S.H. Unger, Asynchronous Sequential Switching Circuits, Wiley Interscience, 1969.","DOI":"10.1109\/SWAT.1970.3"},{"key":"CR35","volume-title":"?Trace Theory and VLSI Design?, Vol. 200 of Lecture Notes in Computer Science","author":"J.L.A. Snepscheut van de","year":"1985","unstructured":"J.L.A.van de Snepscheut, ?Trace Theory and VLSI Design?, Vol. 200 of Lecture Notes in Computer Science, Springer Verlag, Berlin, 1985."},{"key":"CR36","unstructured":"P. Vanbekbergen, G. Goossens, and H. De Man, ?A local optimization technique for asynchronous control circuits?, in Proceedings of the International Workshop on Logic Synthesis, May 1991."},{"key":"CR37","doi-asserted-by":"crossref","unstructured":"P. Vanbekbergen, B. Lin, G. Goossens, and H. De Man, ?A generalized state assignment theory for transformations on Signal Transition Graphs?, in Proceedings of the International Conference on Computer-Aided Design, pp. 112?117, Nov. 1992.","DOI":"10.1109\/ICCAD.1992.279389"},{"key":"CR38","unstructured":"V.I. Varshavsky, M.A. Kishinevsky, A.Y. Kondratyev, L.Y. Rosenblum, and A.R. Taubin, ?Models for specification and analysis of processes in asynchronous circuits?, Izvestiia Akademii nauk SSSR, Tekhnicheskaya Kibernetika, pp. 171?190, 1988, English translation: Soviet Journal of Computer and Systems Sciences."},{"key":"CR39","doi-asserted-by":"crossref","unstructured":"V.I. Varshavsky, M.A. Kishinevsky, V.B. Marakhovsky, V.A. Peschansky, L.Y. Rosenblum, A.R. Taubin, and B.S. Tzirlin, Self-timed Control of Concurrent Processes, Kluwer Academic Publisher, 1990 (Russian edition: 1986).","DOI":"10.1007\/978-94-009-0487-3"},{"key":"CR40","unstructured":"A.V. Yakovlev, ?Analysing concurrent systems through lattices?, Technical Report CS-91-9, Polytechnic of Wales, 1991."},{"key":"CR41","doi-asserted-by":"crossref","unstructured":"A.V. Yakovlev, ?On limitations and extensions of STG model for designing asynchronous control circuits?, in Proceedings of the International Conference on Computer Design, pp. 396?400, Oct. 1992.","DOI":"10.1109\/ICCD.1992.276300"},{"key":"CR42","unstructured":"A.V. Yakovlev and A. Petrov, ?Petri nets and parallel bus controller design?, in International Conference on Application and Theory of Petri Nets, Paris, France, IEEE Computer Society, June 1990."},{"key":"CR43","doi-asserted-by":"crossref","unstructured":"A.V. Yakovlev, M. Kishinevsky, A.Y. Kondratyev, and L. Lavagno, ?Or causality: Modelling and hardware implementation?, in International Conference on Application and Theory of Petri Nets, Zaragoza, Spain, IEEE Computer Society, June 1994.","DOI":"10.1007\/3-540-58152-9_31"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00122081.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00122081\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00122081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T16:36:14Z","timestamp":1585931774000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00122081"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,11]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,11]]}},"alternative-id":["BF00122081"],"URL":"https:\/\/doi.org\/10.1007\/bf00122081","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"value":"0925-9856","type":"print"},{"value":"1572-8102","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,11]]}}}