{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T04:20:58Z","timestamp":1759638058330,"version":"3.32.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,11,1]],"date-time":"1996-11-01T00:00:00Z","timestamp":846806400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Method Syst Des"],"published-print":{"date-parts":[[1996,11]]},"DOI":"10.1007\/bf00122082","type":"journal-article","created":{"date-parts":[[2004,10,31]],"date-time":"2004-10-31T07:48:16Z","timestamp":1099208896000},"page":"189-233","source":"Crossref","is-referenced-by-count":29,"title":["On the models for asynchronous circuit behaviour with OR causality"],"prefix":"10.1007","volume":"9","author":[{"given":"Alexandre","family":"Yakovlev","sequence":"first","affiliation":[]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Kondratyev","sequence":"additional","affiliation":[]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]},{"given":"Marta","family":"Pietkiewicz-Koutny","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"K. van Berkel, ?Handshake circuits: an intermediary between communicating processes and VLSI,? PhD thesis, Technical University of Eindhoven, 1992."},{"key":"CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1007\/3-540-08860-1_7","volume-title":"Proc. ICALP '78","author":"G. Berry","year":"1978","unstructured":"G. Berry. ?Stable models of typed lambda-calculi?, in Proc. ICALP '78, pages 72?89, Berlin, 1978, Springer-Verlag. Lecture Notes in Computer Science 62."},{"key":"CR3","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/S0167-9260(86)80002-5","volume":"4","author":"T.-A. Chu","year":"1986","unstructured":"T.-A. Chu ?On the models for designing VLSI asynchronous digital systems?, Integration: the VLSI journal, vol. 4, pp. 99?113, 1986.","journal-title":"Integration: the VLSI journal"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"T.-A. Chu, ?Automatic synthesis and verification of hazard-free control circuits from asynchronous finite state machine specifications,? in Proceedings of ICCD'92, Cambridge, MA, October 1992.","DOI":"10.1109\/ICCD.1992.276302"},{"key":"CR5","unstructured":"T.A. Chu, ?Synthesis of Self-Timed VLSI Circuits from Graph-theoretic Specifications,? PhD thesis, MIT, 1987."},{"key":"CR6","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1016\/S0022-0000(71)80013-2","volume":"5","author":"F. Commoner","year":"1971","unstructured":"F. Commoner, A.W. Holt, S. Even, and A. Pnueli, ?Marked directed graphs?, Journal of Computer and Systems Sciences, vol. 5, pp. 511?523, 1971.","journal-title":"Journal of Computer and Systems Sciences"},{"key":"CR7","volume-title":"Translating Programs into Delay-Insensitive Circuits","author":"J.C. Ebergen","year":"1989","unstructured":"J.C. Ebergen, ?Translating Programs into Delay-Insensitive Circuits?, vol. 56 of CWI Tract. CWI, Amsterdam, 1989"},{"issue":"no. 2","key":"CR8","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1016\/0304-3975(92)90052-H","volume":"101","author":"J. Gunawardena","year":"1992","unstructured":"J. Gunawardena, ?Causal automata?, Theoretical Computer Science, vol. 101, no. 2, pp. 265?288, 1992.","journal-title":"Theoretical Computer Science"},{"key":"CR9","unstructured":"M. Hack, ?Petri Net Languages,? Technical report, CSG Memo 124, Project MAC, MIT, June 1975."},{"key":"CR10","first-page":"2","volume-title":"Proc. Int. Symp. on Adv. Res. in Asynch. Cir. and Syst., Nov. 1994","author":"H. Hulgaard","year":"1994","unstructured":"H. Hulgaard and S. Burns, ?Bounded delay model timing analysis of a class of CSP programs with choice?, in Proc. Int. Symp. on Adv. Res. in Asynch. Cir. and Syst., Nov. 1994, pp. 2?11, Los Alamitos, CA, 1994. IEEE Comp. Soc. Press."},{"key":"CR11","unstructured":"M. Josephs and J.T. Udding, ?Delay-insensitive circuits,? in Lecture Notes in Computer Science, Vol. 458. Springer-Verlag, 1990."},{"key":"CR12","unstructured":"M.B. Josephs and J. Yantchev, ?Low latency asynchronous arbiter: Patent application 9308161.0,? Technical report, Oxford University Computing Laboratory, 1993."},{"key":"CR13","first-page":"103","volume":"24","author":"R.M. Keller","year":"1975","unstructured":"R.M. Keller, ?A fundamental theorem of asynchronous parallel computation?, Lecture Notes in Computer Science, vol. 24, pp. 103?112, 1975.","journal-title":"Lecture Notes in Computer Science"},{"key":"CR14","unstructured":"M. Kishinevsky, ?Analysis and implementation of speed-independent circuits,? PhD thesis, Leningrad Electrical Engineering Institute, 1982. (in Russian)."},{"key":"CR15","volume-title":"Concurrent Hardware: The Theory and Practice of Self-Timed Design","author":"M. Kishinevsky","year":"1993","unstructured":"M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design, John Wiley and Sons, London, 1993."},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"M.A. Kishinevsky, A.Y. Kondratyev, and A.R. Taubin, ?Formal method for self-timed design,? in Proc. EDAC'91, pp. 197?201, 1991.","DOI":"10.1109\/EDAC.1991.206389"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"A. Kondratyev and A. Taubin, ?Verification of the speed-independent circuits by STG unfolding,? Technical report 94-2-001, The University of Aizu, 1994.","DOI":"10.1109\/ASYNC.1994.656287"},{"key":"CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3212-5","volume-title":"Algorithms for Synthesis and Testing of Asynchronous Circuits","author":"L. Lavagno","year":"1993","unstructured":"L. Lavagno and A. Sangiovanni-Vincentelli, Algorithms for Synthesis and Testing of Asynchronous Circuits. Kluwer Academic Publishers, Boston, 1993."},{"key":"CR19","series-title":"IFIP WG 10.5 Lecture Notes","volume-title":"Formal Methods for VLSI Design","author":"A.J. Martin","year":"1990","unstructured":"A.J. Martin, ?Synthesis of asynchronous VLSI circuits?, in J. Staunstrup (ed.), editor, Formal Methods for VLSI Design, chapter 6. North Holland, Amsterdam, 1990. IFIP WG 10.5 Lecture Notes."},{"key":"CR20","first-page":"48","volume-title":"Proc. Int. Conf. on Computer Design: VLSI in Computers (ICCD'92), Oct. 1992","author":"K. McMillan","year":"1992","unstructured":"K. McMillan and D.L. Dill, ?Algorithms for interface timing verification?, in Proc. Int. Conf. on Computer Design: VLSI in Computers (ICCD'92), Oct. 1992, pp. 48?51, Los Alamitos, CA, 1992. IEEE Comp. Soc. Press."},{"key":"CR21","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/43.41504","volume":"8","author":"D.G. Messerschmitt","year":"1989","unstructured":"D.G. Messerschmitt, T.H.-Y. Meng, and R.W. Brodersen, ?Automatic synthesis of asynchronous circuits from high-level specifications?, IEEE Trans. on CAD, vol. 8, pp. 1185?1205, November 1989.","journal-title":"IEEE Trans. on CAD"},{"key":"CR22","unstructured":"D. Muller and W. Bartky, ?A theory of asynchronous circuits,? in Annals of Computation Laboratory, pp. 204?243. Harvard University, 1959."},{"issue":"no. 4","key":"CR23","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T. Murata","year":"1989","unstructured":"T. Murata, ?Petri nets: Properties, analysis and applications?, Proceedings of IEEE, vol. 77, no. 4, pp. 541?580, April 1989.","journal-title":"Proceedings of IEEE"},{"key":"CR24","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1016\/0304-3975(81)90112-2","volume":"13","author":"M. Nielsen","year":"1981","unstructured":"M. Nielsen, G. Plotkin, and G. Winskel, ?Petri nets, event structures and domains. part I?, Theoretical Computer Science, vol. 13, pp. 85?108, 1981.","journal-title":"Theoretical Computer Science"},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"S.M. Nowick and D.L. Dill, ?Automatic synthesis of locally-clocked asynchronous state machines,? in Proceedings of ICCAD'91, Santa Clara, CA, November 1991.","DOI":"10.1109\/ICCAD.1991.185264"},{"key":"CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1007\/BFb0032041","volume-title":"Proc. ICALP'90","author":"P. Panangaden","year":"1990","unstructured":"P. Panangaden, V. Shanbhogue, and E.W. Stark, ?Stability and sequentiality in dataflow networks?, in Proc. ICALP'90, pp. 308?321, Berlin, 1990. Springer-Verlag. Lecture Notes in Computer Science 443."},{"key":"CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1007\/3-540-19488-6_133","volume-title":"Proc. ICALP'88","author":"P. Panangaden","year":"1988","unstructured":"P. Panangaden and E.W. Stark, ?Computations, residuals, and the power of indeterminacy?, in Proc. ICALP'88, pp. 439?454, Berlin, 1988. Springer-Verlag. Lecture Notes in Computer Science 317."},{"key":"CR28","volume-title":"Petri Net Theory and Modeling of Systems","author":"J.L. Peterson","year":"1981","unstructured":"J.L. Peterson, Petri Net Theory and Modeling of Systems. Prentice-Hall, Englewood Cliffs, N.J., 1981."},{"issue":"no. 3","key":"CR29","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1016\/0304-3975(77)90044-5","volume":"5","author":"G. Plotkin","year":"1977","unstructured":"G. Plotkin, ?LCF considered a programming language? Theoretical Computer Science, vol. 5, no. 3, pp. 223?256, 1977.","journal-title":"Theoretical Computer Science"},{"key":"CR30","doi-asserted-by":"crossref","unstructured":"V.R. Pratt, ?Modelling concurrency with partial orders,? International Journal of Parallel Programming, vol. 15, no. 1, 1986.","DOI":"10.1007\/BF01379149"},{"issue":"no. 2","key":"CR31","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1049\/ip-d.1993.0016","volume":"140","author":"D.A. Pucknell","year":"1993","unstructured":"D.A. Pucknell, ?Event-driven logic (edl) approach to digital systems representation and related design processes?, IEE Proceedings-E vol. 140, no. 2, pp. 119?126, 1993.","journal-title":"IEE Proceedings-E"},{"key":"CR32","unstructured":"L. Ya. Rosenblum and A.V. Yakovlev, ?Signal graphs: from self-timed to timed ones,? in Proceedings of International Workshop on Timed Petri Nets, Torino, Italy, July 1985, pp. 199?207. IEEE Computer Society, 1985."},{"key":"CR33","unstructured":"C. L. Seitz, System timing. In: Mead, C.A. and L.A. Conway, Introduction to VLSI Systems, pp. 218?262. Addison-Wesley, 1980."},{"issue":"no. 1","key":"CR34","first-page":"10","volume":"1","author":"C.L. Seitz","year":"1980","unstructured":"C.L. Seitz, ?Ideas about arbiters?, Lambda, vol. 1, no. 1, pp. 10?14, 1980.","journal-title":"Lambda"},{"key":"CR35","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, R.K. Brayton H. Savoj, P.R. Stephan, and A. Sangiovanni-Vincentelli, ?SIS: A system for sequential circuit synthesis?, Technical Report UCB\/ERL m92\/41, University of California at Berkeley, 1992.","DOI":"10.1109\/ICCD.1992.276282"},{"issue":"no. 6","key":"CR36","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I.E. Sutherland","year":"1989","unstructured":"I.E. Sutherland, ?Micropipelines?, Communications of ACM. vol. 32, no. 6, pp. 720?738, 1989.","journal-title":"Communications of ACM"},{"key":"CR37","doi-asserted-by":"crossref","unstructured":"P. Vanbekbergen et al., ?Optimized synthesis of asynchronous control circuits from graph-theoretic specifications?, in Proceedings of Int. Conf. on CAD (ICCAD'90), pp. 184?187, November 1990.","DOI":"10.1109\/ICCAD.1990.129875"},{"key":"CR38","doi-asserted-by":"crossref","DOI":"10.1007\/978-94-009-0487-3","volume-title":"Self-Timed Control of Concurrent Processes","author":"V. Varshavsky","year":"1990","unstructured":"V. Varshavsky, M. Kishinevsky, V. Marakhovsky, V. Peschansky, L. Rosenblum, A. Taubin, and B. Tzirlin, Self-Timed Control of Concurrent Processes. Kluwer AP, Dordrecht, 1990."},{"issue":"no. 2","key":"CR39","first-page":"61","volume":"26","author":"V.I. Varshavsky","year":"1989","unstructured":"V.I. Varshavsky, M.A. Kishinevsky, A.Y. Kondratyev, L.Y. Rosenblyum, and A.R. Taubin, ?Models for specification and analysis of processes in asynchronous circuits?, Soviet Journal of Computer and System Sciences, vol. 26, no. 2, pp. 61?76, 1989. Russian Edition-1988.","journal-title":"Soviet Journal of Computer and System Sciences"},{"key":"CR40","doi-asserted-by":"crossref","unstructured":"A. Yakovlev, L. Lavagno, and A. Sangiovanni-Vincentelli, ?A unified STG model for asynchronous control circuit synthesis,? in Proceedings of ICCAD'92, Santa Clara, CA, November 1992.","DOI":"10.1109\/ICCAD.1992.279390"},{"key":"CR41","unstructured":"A. Yakovlev and A. Petrov, ?Petri nets and parallel bus controller design?, in Proc. 11th Int. Conf. on Applications and Theory of Petri Nets. Paris, June 1990, pp. 244?264, 1990."},{"issue":"no. 3","key":"CR42","doi-asserted-by":"crossref","first-page":"372","DOI":"10.1109\/92.311648","volume":"2","author":"A. Yakovlev","year":"1994","unstructured":"A. Yakovlev, A. Petrov, and L. Lavagno, ?High speed asynchronous arbiter?, IEEE Trans. on VLSI Systems, vol. 2, no. 3, pp. 372?377, September 1994.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"CR43","doi-asserted-by":"crossref","unstructured":"A.V. Yakovlev, ?On limitations and extensions of STG model for designing asynchronous control circuits?. in Proceedings of ICCD'92, Cambridge, MA, October 1992.","DOI":"10.1109\/ICCD.1992.276300"},{"key":"CR44","unstructured":"J. Yantchev and I. Nedelchev, ?Implementation of a packet switching device as a delay-insensitive circuit,? in Proceedings of the Symposium of Integrated Circuits, 1993."}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00122082.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00122082\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00122082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T10:47:09Z","timestamp":1734605229000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00122082"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,11]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,11]]}},"alternative-id":["BF00122082"],"URL":"https:\/\/doi.org\/10.1007\/bf00122082","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[1996,11]]}}}