{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:04:48Z","timestamp":1742389488772},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1990,2]]},"DOI":"10.1007\/bf00134015","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T08:01:24Z","timestamp":1099728084000},"page":"59-71","source":"Crossref","is-referenced-by-count":30,"title":["Optimizing error masking in BIST by output data modification"],"prefix":"10.1007","volume":"1","author":[{"given":"Yervant","family":"Zorian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinod K.","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"V.K. Agarwal, ?Increased effectiveness of built-in-testing by output data modification,? Proc. 13th Intern. Symp. Fault-Tolerant Comput. Systems Symp. FTCS-13), pp. 227?234, June 1983."},{"key":"CR2","first-page":"65","volume-title":"VLSI Testing","author":"V.K. Agarwal","year":"1986","unstructured":"V.K. Agarwal, ?Easily testable PLAs,? In ?VLSI Testing.? T.W. Williams, ed. North Holland, Amsterdam, pp. 65?94, 1986."},{"key":"CR3","first-page":"219","volume-title":"Developments in Integrated Circuit Testing","author":"V.K. Agarwal","year":"Fall 1987","unstructured":"V.K. Agarwal and Y. Zorian, ?An introduction to an output data modification scheme.? In Developments in Integrated Circuit Testing, D.M. Miller, ed., Academic Press, Orlando, FL, pp. 219?256, Fall 1987."},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"R.C. Aitken and V.K. Agarwal, ?Aliasing probability of non-exhaustive randomized syndrome tests,? Proc. of ICCAD-88, pp. 232?235, October 1988.","DOI":"10.1109\/ICCAD.1988.122500"},{"key":"CR5","unstructured":"D.K. Bhavsar and B. Krishnamurthy, ?Can we estimate fault escape in self-testing by polynomial division?? Proc. IEEE Intern. Test Conf. pp. 134?39, Philadelphia, PA, October 1984."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"J.L. Carter, ?The theory of signature testing for VLSI.? 14th ACM Symp. on Theory of Computing, pp. 66?76, May 1982.","DOI":"10.1145\/800070.802178"},{"key":"CR7","unstructured":"H. Fujiwara and K. Kinoshita, ?Testing logic circuits with compressed data,? Proc. FTCS-8, pp. 108?113, June 1978."},{"key":"CR8","unstructured":"S.K. Gupta and D.K. Pradhan, ?A framework for designing and analyzing BIST techniques,? Proc. Intern. Test Conf., September 1988."},{"key":"CR9","unstructured":"S.Z. Hassan, D.J. Lu, and E.J. McCluskey, ?Parallel signature analyzers ? detection capability and extensions,? Proc. Compcon Spring, pp. 440?445, 1983."},{"key":"CR10","unstructured":"S.Z. Hassan and E.J. McCluskey, ?Increased fault coverage through multiple signatures,? Proc. 14th Intern. Symp. Fault-Tolerant Comput. Symp. FTCS-14, pp. 354?359, June 1984."},{"key":"CR11","unstructured":"A. Hlawiczka, ?Parallel multisignature analysis of faults in the multi-output digital system,? Proc. 16th Intern. Symp. Fault-Tolerant Comput. Systems FTCS-16, pp. 398?403, Vienna, July 1986."},{"key":"CR12","unstructured":"Standard Test Access Port and Boundary-Scan Architecture, P1149.7\/D6, Nov. 1989."},{"key":"CR13","unstructured":"A. Ivanov and V.K. Agarwal, ?On a fast method to monitor the behaviour of signature analysis registers,? Proc. 18th Intern. Symp. Fault-Tolerant Comput. Systems FTCS-18, pp. 70?75, June 1988."},{"key":"CR14","unstructured":"A. Ivanov and Y. Zorian, ?Aliasing in output data modification under unequally likely errors,? AT&T Tech. Memo., Dec. 1989."},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"S. Jain and C. Stroud, ?Built-in self-testing of embedded memories,? IEEE Design and Test of Computers, pp. 27?37, October 1986.","DOI":"10.1109\/MDT.1986.295041"},{"key":"CR16","unstructured":"J.K. Kopf et al., ?Design for test and CAD for i486,? Proc. Intern. Conf. Comput. Design, October 1989."},{"issue":"2","key":"CR17","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1985.294856","volume":"2","author":"E.J. McCluskey","year":"April 1985","unstructured":"E.J. McCluskey, ?Built-in self-test techniques,? IEEE Design and Test of Computers 2(2):21?28, April 1985.","journal-title":"IEEE Design and Test of Computers"},{"key":"CR18","volume-title":"Introduction to VLSI Systems","author":"C. Mead","year":"1980","unstructured":"C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, MA, 1980."},{"issue":"4","key":"CR19","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/PGEC.1964.263776","volume":"C-13","author":"M. Mileto","year":"1964","unstructured":"M. Mileto and G. Putzolu, ?Average values of quantities appearing in Boolean function minimization,? IEEE Trans. Comput.C-13(4): 87?92, 1964.","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"CR20","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/TC.1987.5009452","volume":"C-36","author":"J.P. Robinson","year":"1987","unstructured":"J.P. Robinson and N.R. Saxena, ?A unified view of test compression methods,? IEEE Trans. Comput. C-36(1):94?99, 1987.","journal-title":"IEEE Trans. Comput."},{"key":"CR21","unstructured":"JE. Savir and W.H. McAnney, ?On the masking probability with one's count and transition count,? Proc. Intern. Conf. on Computer-Aided Design ICCAD 85, pp. 111?113, 1985."},{"key":"CR22","doi-asserted-by":"crossref","first-page":"510","DOI":"10.1109\/TC.1980.1675610","volume":"C-29","author":"J.E. Smith","year":"June 1980","unstructured":"J.E. Smith, ?Measures of effectiveness of fault signature analysis,? IEEE Trans. Comput. C-29, pp. 510?514, June 1980.","journal-title":"IEEE Trans. Comput."},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"D.T. Tang and S.L. Chen, ?Logic test pattern generation using linear codes,? Proc. 13th Intern. Symp. Fault-Tolerant Computing Systems FTCS-13, pp. 222?226, June 1983; or IEEE Trans. Comput. C-33(6): 845?850, 1984.","DOI":"10.1109\/TC.1984.1676501"},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"T.W. Williams and W. Daehn, ?Aliasing errors in multiple input signature analysis registers,? First European Test Conference, pp. 338?345, April 1989.","DOI":"10.1109\/ETC.1989.36261"},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"H-J. Wunderlich, ?On computing optimized input probabilities for random tests,? Proc. 24th ACM\/IEEE Design Automation Conf., pp. 392?398, June 1987.","DOI":"10.1145\/37888.37947"},{"key":"CR26","doi-asserted-by":"crossref","unstructured":"D. Xavier, R.C. Aitken, A. Ivanov, and V.K. Agarwal, ?Experiments on aliasing in signature analysis registers,? Proc. 20th Intern. Test Conf. pp. 344?354, August 1989.","DOI":"10.1109\/TEST.1989.82318"},{"key":"CR27","unstructured":"Y. Zorian and V.K. Agarwal, ?Higher certainty of error coverage by output data modification,? Proc. IEEE Intern. Test Conf. pp. 140?147, October 1984."},{"key":"CR28","unstructured":"Y. Zorian and V.K. Agarwal, ?A general scheme to optimize error masking in built-in self-testing,? Proc. 16th Intern. Symp. Fault-Tolerant Comput. Systems FTCS-16, pp. 410?415, Vienna, July 1986."},{"key":"CR29","unstructured":"Y. Zorian and V.K. Agarwal, ?On improving the effectiveness of the standard BIST approach,? Proc. 6th Intern. Conf. Custom and Semicustom ICs, November 1986, London."},{"key":"CR30","series-title":"Ph.D. thesis","volume-title":"Optimized error coverage in built-in self by output data modification","author":"Y. Zorian","year":"September 1987","unstructured":"Y. Zorian, ?Optimized error coverage in built-in self by output data modification,? Ph.D. thesis, Electrical Engineering Department, McGill University, Montreal, Canada, September 1987."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134015.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134015\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T06:24:17Z","timestamp":1554272657000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134015"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,2]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,2]]}},"alternative-id":["BF00134015"],"URL":"https:\/\/doi.org\/10.1007\/bf00134015","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1990,2]]}}}