{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:29Z","timestamp":1749205529571,"version":"3.32.0"},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,12]]},"DOI":"10.1007\/bf00134688","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:53:04Z","timestamp":1099734784000},"page":"225-235","source":"Crossref","is-referenced-by-count":12,"title":["Fault macromodeling and a testing strategy for opamps"],"prefix":"10.1007","volume":"9","author":[{"given":"Chen-Yang","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"A. Meixner and W. Maly, ?Fault Modeling for the Testing of Mixed Integrated Circuits,? Proc. IEEE International Test Conf., Oct. 1991, pp. 564?572.","DOI":"10.1109\/TEST.1991.519719"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"N. Nagi and J.A. Abraham, ?Hierarchical Fault Modeling for Analog and Mixed-Signal Circuits,? Proc. IEEE VLSI Test Symposium, April 1992, pp. 96?101.","DOI":"10.1109\/VTEST.1992.232731"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"N. Nagi, A. Chatterjee, and J.A. Abraham, ?DRAFTS: Discretized Analog Circuit Fault Simulator,? Proc. 30th Design Automation Conf., June 1993, pp. 96?101.","DOI":"10.1145\/157485.165008"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"N. Nagi, A. Chatterjee, A. Balivada, and J.A. Abraham, ?FaultBased Automatic Test Generator for Linear Analog Circuits,? Proc. International Conference on CAD, Nov. 1993, pp. 88?91.","DOI":"10.1109\/ICCAD.1993.580036"},{"issue":"No. 6","key":"CR5","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1109\/TCS.1979.1084653","volume":"Vol. 26","author":"E. Sanchez-Sinencio","year":"June 1979","unstructured":"E. Sanchez-Sinencio and M.L. Majewski, ?A Nonlinear Macromodel of Operational Amplifiers in the Frequency Domain,? IEEE Transactions on Circuits and Systems, Vol. 26, No. 6, pp. 395?402, June 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 6","key":"CR6","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/JSSC.1974.1050528","volume":"Vol. 9","author":"G.R. Boyle","year":"Dec. 1974","unstructured":"G.R. Boyle, D.O. Pederson, B.M. Cohn, and J.E. Solomon, ?Macromodeling of Integrated Circuit Operational Amplifiers,? IEEE Journal of Solid State Circuits, Vol. 9, No. 6, pp. 353?367, Dec. 1974.","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"No. 4","key":"CR7","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/JSSC.1983.1051961","volume":"Vol. 18","author":"G. Turchetti","year":"Aug. 1983","unstructured":"G. Turchetti and G. Masetti, ?A Macromodel for Integrated All-MOS Operational Amplifiers,? IEEE Journal of Solid State Circuits, Vol. 18, No. 4, pp. 389?394, Aug. 1983.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"CR8","volume-title":"Bipolar and MOS Analog Integrated Circuit Design","author":"A.B. Grebene","year":"1984","unstructured":"A.B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, Wiley, New York, 1984."},{"key":"CR9","volume-title":"Analysis and Design of Analog Integrated Circuits","author":"P.R. Gray","year":"1993","unstructured":"P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, New York, 1993."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134688.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134688\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:58:49Z","timestamp":1734634729000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134688"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,12]]},"references-count":9,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,12]]}},"alternative-id":["BF00134688"],"URL":"https:\/\/doi.org\/10.1007\/bf00134688","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1996,12]]}}}