{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:33:59Z","timestamp":1734672839434,"version":"3.32.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,12]]},"DOI":"10.1007\/bf00134689","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:53:04Z","timestamp":1099734784000},"page":"237-250","source":"Crossref","is-referenced-by-count":0,"title":["Initialization issues in asynchronous circuit synthesis"],"prefix":"10.1007","volume":"9","author":[{"given":"Savita","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Rabindra K.","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Srimat T.","family":"Chakradhar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"No. 2","key":"CR1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.282441","volume":"Vol. 11","author":"A. Marshall","year":"Sept. 1994","unstructured":"A. Marshall, B. Coates, and P. Siegel ?Designing an Asynchronous Communications Chip,? IEEE Design & Test of Computers, Vol. 11, No. 2, pp. 8?21, Sept. 1994.","journal-title":"IEEE Design & Test of Computers"},{"issue":"No. 2","key":"CR2","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/54.282442","volume":"Vol. 11","author":"K. Berkel van","year":"Sept. 1994","unstructured":"K. van Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij, and A. Peeters ?Asynchronous Circuits for Low Power: A DCC Error Corrector,? IEEE Design & Test of Computers, Vol. 11, No. 2, pp. 22?32, Sept. 1994.","journal-title":"IEEE Design & Test of Computers"},{"issue":"No. 2","key":"CR3","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/54.282444","volume":"Vol. 11","author":"J. Tierno","year":"Sept. 1994","unstructured":"J. Tierno, A. Martin, D. Borkovic, and T. Lee ?A 100-MIPS GaAs Asynchronous Microprocessor,? IEEE Design & Test of Computers, Vol. 11, No. 2, pp. 43?49, Sept. 1994.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR4","unstructured":"T.A. Chu, Synthesis of Self-Timed VLSI Circuits from GraphTheoretical Specifications, Ph.D. Thesis, MIT, 1987."},{"key":"CR5","unstructured":"S. Hauck, ?Asynchronous Design Methodologies: An Overview,? Technical Report TR 93-05-07, University of Washington, Dept. of CS&E, 1993."},{"key":"CR6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3990-2","volume-title":"Synchronization Design for Digital Systems","author":"T.H.Y. Meng","year":"1991","unstructured":"T.H.Y. Meng, Synchronization Design for Digital Systems, Kluwer Academic Publishers, Boston, MA, 1991."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar, S. Banerjee, R.K. Roy, and D.K. Pradhan, ?Synthesis of Initializable Asynchronous Circuits,? Proc. of the 7th Intl. Conf. on VLSI Design, Jan. 1994, pp. 383?388.","DOI":"10.1109\/ICVD.1994.282724"},{"key":"CR8","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, NY, 1990."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"N. Hamida, B. Kaminska, and Y. Savaria, Initializability, ?A Measure for Sequential Test,? Proc. of the Int'l Symp. on Circuits and Systems, 1993, pp. 1619?1622.","DOI":"10.1109\/ISCAS.1993.692974"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"C. Pixley, S.-W. Jeong, and G.D. Hatchel, ?Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams,? Proc. of the 29th ACM\/IEEE Design Automation Conference, 1992, pp. 620?623.","DOI":"10.1109\/DAC.1992.227811"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"K.T. Cheng and V.D. Agrawal, ?State Assignment for Initializable Synthesis,? Proc. of the Int. Conf. on Computer-Aided Design, 1989, pp. 212?215.","DOI":"10.1109\/ICCAD.1989.76938"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"B. Mathew and D.G. Saab ?Partial Reset: An Inexpensive Design for Testability Approach,? Proc. of the EDAC\/EURO-ASIC, April 1993, pp. 151?155.","DOI":"10.1109\/EDAC.1993.386484"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"S. Banerjee, R.K. Roy, S.T. Chakradhar, and D.K. Pradhan, ?Signal Transition Graph Transformations for Initializability,? Proc. of the EDAC\/EURO-ASIC, April 1994.","DOI":"10.1109\/EDTC.1994.326794"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"S. Banerjee, R.K. Roy, S.T. Chakradhar, and D.K. Pradhan, ?Initialization Issues in the Synthesis of Asynchronous Circuits,? Proc. of the Intl. Conf. on Computer Design, Oct. 1994, pp. 447?452.","DOI":"10.1109\/ICCD.1994.331947"},{"key":"CR15","unstructured":"C. Ykman-Couvreur, P. Vanbekbergen, and B. Lin, ?Concurrency Reduction Transformations on State Graphs for Asynchronous Circuits,? Proc. of the Intl. Workshop on Logic Synthesis, May 1993, pp. 1a-1?1a-13."},{"key":"CR16","volume-title":"Asynchronous Sequential Switching Circuits","author":"S.H. Unger","year":"1969","unstructured":"S.H. Unger, Asynchronous Sequential Switching Circuits, Wiley Interscience, New York, 1969."},{"key":"CR17","unstructured":"R.E. Miller, Switching Theory, Wiley and Sons, Vol. 2, 1965."},{"key":"CR18","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/S0167-9260(86)80002-5","volume":"Vol. 4","author":"T.A. Chu","year":"1986","unstructured":"T.A. Chu ?On the Models for Designing VLSI Asynchronous Digital Systems,? INTEGRATION, The VLSI Journal, Vol. 4, pp. 99?113, 1986.","journal-title":"Integration, The VLSI Journal"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"S. Nowick, K. Yun, and D. Dill, ?Practical Asynchronous Controller Design,? Proc. of the Intl. Conf. on Computer Design, Oct. 1992, pp. 341?345.","DOI":"10.1109\/ICCD.1992.276285"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R.K. Brayton, and A. Sangiovanni-Vincentelli, ?Sequential Circuit Design Using Synthesis and Optimization,? Proc. of the Intl. Conf. On Computer Design, Oct. 1992, pp. 328?333.","DOI":"10.1109\/ICCD.1992.276282"},{"key":"CR21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"R.K. Brayton","year":"1984","unstructured":"R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Boston, MA, 1984."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134689.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134689\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:58:54Z","timestamp":1734634734000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134689"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,12]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,12]]}},"alternative-id":["BF00134689"],"URL":"https:\/\/doi.org\/10.1007\/bf00134689","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1996,12]]}}}