{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:44:17Z","timestamp":1758127457174,"version":"3.32.0"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,12]]},"DOI":"10.1007\/bf00134691","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:53:04Z","timestamp":1099734784000},"page":"267-277","source":"Crossref","is-referenced-by-count":3,"title":["Parallel sequence fault simulation for synchronous sequential circuits"],"prefix":"10.1007","volume":"9","author":[{"given":"Chen-Pin","family":"Kung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Shang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, K.-T. Cheng, and P. Agrawal, ?CONTEST: A Concurrent Test Generator for Sequential Circuits,? Proc. 25th Design Automation Conference, June 1988, pp. 84?89.","DOI":"10.1109\/DAC.1988.14739"},{"key":"CR2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/43.21831","volume":"Vol. 8","author":"V.D. Agrawal","year":"Feb. 1989","unstructured":"V.D. Agrawal, K.-T. Cheng, and P. Agrawal, ?A Directed Search Method for Test Generation Using a Concurrent Simulator,? IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, pp. 131?138, Feb. 1989.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"CR3","series-title":"Master's Thesis","volume-title":"A Directed Search Method for Sequential Test Generation","author":"S.-S. Pan","year":"1991","unstructured":"S.-S. Pan, A Directed Search Method for Sequential Test Generation, Master's Thesis, National Taiwan University, Taiwan, 1991."},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"W.-T. Cheng, ?SPLIT Circuit Model for Test Generation,? Proc. 25th Design Automation Conference, June 1988, pp. 96?101.","DOI":"10.1109\/DAC.1988.14741"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"W.-T. Cheng, ?The BACK Algorithm for Sequential Test Generation,? Proc. International Conference on Computer Design, Oct. 1988, pp. 66?69.","DOI":"10.1109\/ICCD.1988.25661"},{"key":"CR6","unstructured":"J.A. Waicukauski, E.B. Eichelberger, D.O. Forlenza, E. Lindbloom, and T. McCarthy, ?Fault Simulation for Structured VLSI,? VLSI System Design, pp. 20?32, Dec. 1985."},{"issue":"No. 5","key":"CR7","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/PGEC.1967.264743","volume":"Vol. EC-16","author":"J.P. Roth","year":"Oct. 1967","unstructured":"J.P. Roth, W.G. Bouricius, and P.R. Schneider, ?Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits,? IEEE Trans. Electron. Comput, Vol. EC-16, No. 5, pp. 567?580, Oct. 1967.","journal-title":"IEEE Trans. Electron. Comput"},{"issue":"No. 2","key":"CR8","first-page":"83","volume":"Vol. 3","author":"F. Ozguner","year":"1979","unstructured":"F. Ozguner, W.E. Donath, and C.W. Cha, ?On Fault Simulation Techniques,? Journal of Design Automation and Fault Tolerant Computing, Vol. 3, No. 2, pp. 83?92, 1979.","journal-title":"Journal of Design Automation and Fault Tolerant Computing"},{"issue":"No. 1","key":"CR9","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1007\/BF00134011","volume":"Vol. 1","author":"W.-T. Cheng","year":"Jan. 1990","unstructured":"W.-T. Cheng and M.-L. Yu, ?Differential Fault Simulation for Sequential Circuits,? Journal of Electronic Testing: Theory and Applications, Vol. 1, No. 1, pp. 7?13, Jan. 1990.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"No. 4","key":"CR10","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.1974.6323496","volume":"Vol. 7","author":"E.G. Ulrich","year":"April 1974","unstructured":"E.G. Ulrich and T. Baker, ?The Concurrent Simulation of Nearly Identical Digital Networks,? Computer, Vol. 7, No. 4, pp. 39?44, April 1974.","journal-title":"Computer"},{"key":"CR11","unstructured":"P. Goel, H. Lichaa, T.E. Rosser, T.J. Stroh, and E.B. Eichelberger, ?LSSD Fault Simulation Using Conjunctive Combinational and Sequential Methods,? Proc. International Test Conference, Nov. 1980, pp. 371?376."},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"M. Abramovici, B. Krishnamuthy, R. Mathews, B. Rogers, M. Schulz, S. Seth, and J. Waicukauski, ?What is the Path to Fast Fault Simulation?? Proc. International Test Conference, Sept. 1988, pp. 183?192.","DOI":"10.1109\/TEST.1988.207796"},{"key":"CR13","unstructured":"W.-T. Cheng and J.H. Patel, ?PROOFS: A Super Fast Fault Simulator for Sequential Circuits,? Proc. European Conference on Design Automation, 1990, pp. 475?479."},{"issue":"No. 2","key":"CR14","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/43.124398","volume":"Vol. 11","author":"T.M. Niemann","year":"Feb. 1992","unstructured":"T.M. Niemann, W.-T. Cheng, and J.H. Patel, ?PROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator,? IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 11, No. 2, pp. 198?207, Feb. 1992.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"H.K. Lee and D.S. Ha, ?HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits,? Proc. 29th Design Automation Conference, June 1992, pp. 336?340.","DOI":"10.1109\/DAC.1992.227782"},{"key":"CR16","first-page":"2235","volume":"Vol. 9","author":"Y.H. Levendel","year":"Nov. 1981","unstructured":"Y.H. Levendel and P.R. Menon, ?Fault-Simulation Methods-Extensions and Comparison,? Bell System Technical Journal, Vol. 9, pp. 2235?2258, Nov. 1981.","journal-title":"Bell System Technical Journal"},{"key":"CR17","unstructured":"C.-P. Kung and C.-S. Lin, ?Parallel Sequence Fault Simulation,? Proc. International Symposium on VLSI Technology, Systems and Applications, May 1991, pp. 419?423."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"C.-P. Kung and C.-S. Lin, ?Parallel Sequence Fault Simulation for Synchronous Sequential Circuits,? Proc. The European Conference on Design Automation, March 1992, pp. 434?438.","DOI":"10.1109\/EDAC.1992.205971"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"N. Gouders and R. Kaibel, ?PARIS: A Parallel Pattern Fault Simulator for Synchronous Sequential Circuits,? Proc. International Conference on Computer-Aided Design, Nov. 1991, pp. 542?545.","DOI":"10.1109\/ICCAD.1991.185327"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"M. Mojtahedi and W. Geisselhardt, ?New Methods for Parallel Pattern Fast Fault Simulation for Synchronous Sequential Circuits,? Proc. Int. Conf. on Computer-Aided Design, Nov. 1993, pp. 2?5.","DOI":"10.1109\/ICCAD.1993.580022"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, ?Combinational Profiles of Sequential Circuits,? Proc. International Symposium of Circuits and Systems, May 1989, pp. 1929?1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"O. Coudert and J.C. Madre, ?A Unified Framework for the Formal Verification of Sequential Circuits,? Proc. International Conference on Computer-Aided Design, Nov. 1990, pp. 126?129.","DOI":"10.1109\/ICCAD.1990.129859"},{"key":"CR23","series-title":"Master's Thesis","volume-title":"A Parallel-Pattern Parallel-Fault Simulation Engine for Synchronous Sequential. Circuits","author":"T.-H. Shieh","year":"1994","unstructured":"T.-H. Shieh, A Parallel-Pattern Parallel-Fault Simulation Engine for Synchronous Sequential. Circuits, Master's Thesis, National Chia Tung University, Taiwan, 1994."},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"W.-T. Cheng and S. Davidson, ?Sequential Circuit Test Generator (STG) Benchmark Results,? Proc. International Symposium of Circuits & Systems, May 1989, pp. 1938?1941.","DOI":"10.1109\/ISCAS.1989.100749"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134691.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134691\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:58:57Z","timestamp":1734634737000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134691"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,12]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,12]]}},"alternative-id":["BF00134691"],"URL":"https:\/\/doi.org\/10.1007\/bf00134691","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1996,12]]}}}