{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T20:57:38Z","timestamp":1649019458184},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1996,12,1]],"date-time":"1996-12-01T00:00:00Z","timestamp":849398400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,12]]},"DOI":"10.1007\/bf00134694","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:53:04Z","timestamp":1099734784000},"page":"311-316","source":"Crossref","is-referenced-by-count":9,"title":["Cell delay fault testing for iterative logic arrays"],"prefix":"10.1007","volume":"9","author":[{"given":"Shyue-Kung","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Zong","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"Z. Brazilai and B.K. Rosen, ?Comparison of AC Self-Testing Procedures,? in Proc. Int. Test Conf. (ITC), Oct. 1983, pp. 89?94."},{"key":"CR2","unstructured":"E.P. Hsieh, R.A. Rasmussen, L.J. Vidunas, and W.T. Davis, ?Delay Test Generation,? in Proc. IEEE\/ACM Design Automation Conf. (DAC), 1977, pp. 486?491."},{"issue":"No. 3","key":"CR3","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/TC.1980.1675555","volume":"Vol. 29","author":"J.D. Lesser","year":"March 1980","unstructured":"J.D. Lesser and J.J. Schedletsky, ?An Experimemtal Delay Test Generator for LSI,? IEEE Trans. Computers, Vol. 29, No. 3, pp. 235?248, March 1980.","journal-title":"IEEE Trans. Computers"},{"issue":"No. 5","key":"CR4","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"Vol. 6","author":"C.-J. Lin","year":"Jan. 1987","unstructured":"C.-J. Lin and S.M. Reddy, ?On Delay Fault Testing in Logic Circuits,? IEEE Trans. Computer-Aided Design, Vol. 6, No. 5, pp. 694?703, Jan. 1987.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"CR5","unstructured":"J. Savir and W.H. McAnney, ?Random Pattern Testability of Delay Faults,? in Proc. Int. Test Conf. (ITC), 1986, pp. 263?273."},{"key":"CR6","unstructured":"G.L. Smith, ?Model for Delay Faults Based Upon Path,? in Proc. Int. Test Conf. (ITC), 1985, pp. 342?349."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, ?On Multiple Path Propagating Tests for Path Delay Faults,? in Proc. Int. Test Conf. (ITC), 1991, pp. 393?402.","DOI":"10.1109\/TEST.1991.519699"},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"S. Kundu and S.M. Reddy, ?On the Design of Robust Testable CMOS Combinational Logic Circuits,? in Proc. Int. Symp. Fault Tolerant Computing (FTCS), June 1988, pp. 220?225.","DOI":"10.1109\/FTCS.1988.5323"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"B.P. Serlet, ?Fast, Small and Static Combinational CMOS Circuits,? in Proc. IEEE\/ACM Design Automation Conf. (DAC), 1987, pp. 452?457.","DOI":"10.1145\/37888.37955"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick, S.M. Reddy, and S. Sengupta, ?Synthesis of Combinational Logic Circuits for Path Delay Fault Testability,? in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1990, pp. 3105?3108.","DOI":"10.1109\/ISCAS.1990.112669"},{"issue":"No. 1","key":"CR11","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/43.108622","volume":"Vol. 11","author":"S. Devadas","year":"Jan. 1992","unstructured":"S. Devadas and K. Keutzer, ?Synthesis of Robust Delay-Fault-Testable Circuits: Theory,? IEEE Trans. Computer-Aided Design, Vol. 11, No. 1, pp.87?101, Jan. 1992.","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"No. 3","key":"CR12","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/43.124416","volume":"Vol. 11","author":"S. Devadas","year":"March 1992","unstructured":"S. Devadas and K. Keutzer, ?Synthesis of Robust Delay-Fault-Testable Circuits: Practice,? IEEE Trans. Computer-Aided Design, Vol. 11, No. 3, pp.277?300, March 1992.","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"No. 1","key":"CR13","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/92.365462","volume":"Vol. 3","author":"S.-K. Lu","year":"March 1995","unstructured":"S.-K. Lu, J.-C. Wang, and C.-W. Wu, ?C-Testable Design Techniques for Iterative Logic Arrays,? IEEE Trans. VLSI Systems, Vol. 3, No. 1, pp.146?152, March 1995.","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"No. 5","key":"CR14","doi-asserted-by":"crossref","first-page":"640","DOI":"10.1109\/12.53577","volume":"Vol. 39","author":"C.-W. Wu","year":"May 1990","unstructured":"C.-W. Wu and P.R. Cappello, ?Easily Testable Iterative Logic Arrays,? IEEE Trans. Computers, Vol. 39, No. 5, pp. 640?652, May 1990.","journal-title":"IEEE Trans. Computers"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"T. Agerwala, ?Microprogram Optimization: A Survey,? IEEE Trans. Computers, Vol. 25, No. 10, Oct. 1976.","DOI":"10.1109\/TC.1976.1674537"},{"issue":"No. 2","key":"CR16","first-page":"40","volume":"Vol. 129","author":"J.V. McCanny","year":"April 1982","unstructured":"J.V. McCanny and J.G. McWhirter, ?Completely Iterative, Pipelined Multiplier Array Suitable for VLSI,? IEE Proc., April 1982, Vol. 129, No. 2, pp. 40?46.","journal-title":"IEE Proc."},{"issue":"No. 1","key":"CR17","first-page":"113","volume":"Vol. 1","author":"C.-W. Wu","year":"1989","unstructured":"C.-W. Wu and P.R. Cappello, ?Block Multipliers Unify Bit-Level Cellular Multiplications,? Int. J. Computer-Aided VLSI Design, Vol. 1, No. 1, pp. 113?125, 1989.","journal-title":"Int. J. Computer-Aided VLSI Design"},{"key":"CR18","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/PGEC.1966.264376","volume":"Vol. EC-15","author":"D.B. Armstrong","year":"Feb. 1966","unstructured":"D.B. Armstrong, ?On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets,? IEEE Trans. Electronic Computers, Vol. EC-15, pp. 66?73, Feb. 1966.","journal-title":"IEEE Trans. Electronic Computers"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134694.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134694\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T20:55:45Z","timestamp":1585947345000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134694"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,12]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,12]]}},"alternative-id":["BF00134694"],"URL":"https:\/\/doi.org\/10.1007\/bf00134694","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,12]]}}}