{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:28:53Z","timestamp":1734672533758,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1992,8,1]],"date-time":"1992-08-01T00:00:00Z","timestamp":712627200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1992,8]]},"DOI":"10.1007\/bf00134731","type":"journal-article","created":{"date-parts":[[2004,11,2]],"date-time":"2004-11-02T12:29:05Z","timestamp":1099398545000},"page":"207-217","source":"Crossref","is-referenced-by-count":6,"title":["Testability analysis and fault modeling of BiCMOS circuits"],"prefix":"10.1007","volume":"3","author":[{"given":"D.","family":"Al-Khalili","sequence":"first","affiliation":[]},{"given":"C.","family":"Rozon","sequence":"additional","affiliation":[]},{"given":"B.","family":"Stewart","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"?First TI BiCMOS gate arrays available?, Texas Instruments Update (FYI), vol. 8, Issue 2, March 1991."},{"key":"CR2","doi-asserted-by":"crossref","first-page":"1021","DOI":"10.1109\/4.34087","volume":"vol. 24","author":"N. Tamba","year":"August 1989","unstructured":"N. Tamba, S. Miyaoka, M. Odaka, K. Ogive, K. Yamada, T. Ikeda, M. Hirao, H. Higuchi, and H. U?hick, ?An 8-ns 256K BiCMOS RAM?, IEEE J. of Solid State Circuits, vol. 24, p. 1021, August 1989.","journal-title":"IEEE J. of Solid State Circuits"},{"issue":"no. 5","key":"CR3","doi-asserted-by":"crossref","first-page":"1287","DOI":"10.1109\/JSSC.1989.572598","volume":"vol. 24","author":"C. Sung","year":"October 1989","unstructured":"C. Sung, P.T. Sasaki, R. Leung, Y.-H. Chu, K.M. Le, G.W. Conner, R.H. Lune, L.L. DeJong, and R. Cline, ?A 76MHz BiCMOS programmable logic sequencer?, IEEE J. of Solid State Circuits, vol. 24, no. 5, pp. 1287?1294, October 1989.","journal-title":"IEEE J. of Solid State Circuits"},{"issue":"no. 5","key":"CR4","doi-asserted-by":"crossref","first-page":"1233","DOI":"10.1109\/JSSC.1989.572586","volume":"vol. 24","author":"M. Suzuki","year":"October 1989","unstructured":"M. Suzuki, ?A 3.5ns 500-mW, 16-Kbit BiCMOS ECL RAM?, IEEE J. of Solid State Circuits, vol. 24, no. 5, pp. 1233?1237, October 1989.","journal-title":"IEEE J. of Solid State Circuits"},{"volume-title":"BiCMOS Technology and Applications","year":"1989","key":"CR5","unstructured":"A. Alvarez, Ed. BiCMOS Technology and Applications, Kluwer Academic Publishers, Boston, 1989."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"Lahri and S.P. Joshi, ?Engineered reliability underpins BiCMOS process?, Solid State Technology, April 1989.","DOI":"10.1007\/978-1-4757-2029-7_4"},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"S.D. Millman, Edward J. McCluskey, ?Detecting stuck-open faults with stuck-at test sets? IEEE 1989 Custom Integrated Circuits Conf., pp. 22.3.1?22.3.4, May 1989.","DOI":"10.1109\/CICC.1989.56809"},{"issue":"no. 1","key":"CR8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/ip-d.1988.0001","volume":"vol. 135","author":"N. Burgess","year":"January 1988","unstructured":"N. Burgess, R.I. Damper, K.A. Totton, and S.J. Shaw, ?Physical faults in MOS circuits and their coverage by different fault models?, IEEE Proceedings, vol. 135, Pt. E, no. 1, pp. 1?9, January 1988.","journal-title":"IEEE Proceedings"},{"key":"CR9","unstructured":"C.F. Hawkins, J.M. Soden, ?Electrical characteristics and testing considerations for gate oxide shorts in CMOS ICs?, Proceedings of the IEEE 1985 Test Conf., pp. 544?555, 1985."},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"S.I. Syed, D.M. Wu, ?Defect analysis and test generation for gate oxide shorts in CMOS ICs?, Proceedings of the IEEE 1990 Custom Integrated Circuits Conf., pp. 28.6.1?28.6.4, May 1990.","DOI":"10.1109\/CICC.1990.124823"},{"key":"CR11","unstructured":"C. Timoc, M. Buehler, T. Griswold, C. Pina, F. Scott, and L. Hess, ?Logical models of physical failures?, Proc. of IEEE Int. Test Conf., Paper 19.1, 1983."},{"issue":"no. 15","key":"CR12","doi-asserted-by":"crossref","first-page":"1105","DOI":"10.1049\/el:19900715","volume":"vol. 26","author":"S.M. Menon","year":"July 1990","unstructured":"S.M. Menon, A.P. Jayasumana, ?Fault modeling of ECL devices?, Electronics Letters, vol. 26, no. 15, p. 1105?8, July 1990.","journal-title":"Electronics Letters"},{"issue":"no. 1","key":"CR13","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/4.16306","volume":"vol. 24","author":"G.P. Rosseel","year":"February 1989","unstructured":"G.P. Rosseel, R.W. Dutton, ?Influence of device parameters on the switching speed of BiCMOS buffers?, IEEE J. of Solid State Circuits, vol. 24, no. 1, pp. 90?99, February 1989.","journal-title":"IEEE J. of Solid State Circuits"},{"volume-title":"Fault Tolerant Computing Theory and Techniques, vol. I","year":"1986","key":"CR14","unstructured":"D.K. Pradhan (editor), Fault Tolerant Computing Theory and Techniques, vol. I, Prentice-Hall, Englewood Cliffs, New Jersey, 1986."},{"issue":"no. 2","key":"CR15","first-page":"88","volume":"vol. 2","author":"J.P. Hayes","year":"April 1985","unstructured":"J.P. Hayes, ?Fault modeling,? IEEE Design & Test of Computers, vol. 2, no. 2, pp. 88?95, April 1985.","journal-title":"IEEE Design & Test of Computers"},{"issue":"no. 5","key":"CR16","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","volume":"vol. 57","author":"R.L. Wadsack","year":"May?June, 1978","unstructured":"R.L. Wadsack, ?Fault modeling and logic simulation of CMOS and MOS integrated circuits?, Bell Systems Technical Journal, vol. 57, no. 5, pp. 1449?1474, May?June, 1978.","journal-title":"Bell Systems Technical Journal"},{"issue":"no. 5","key":"CR17","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1109\/PROC.1986.13528","volume":"vol. 74","author":"J.A. Abraham","year":"May 1986","unstructured":"J.A. Abraham and W. Kent Fuchs, ?Fault and error models for VLSI?, Proc. of the IEEE, vol. 74, no. 5, pp. 639?654, May 1986.","journal-title":"Proc. of the IEEE"},{"key":"CR18","unstructured":"Integrated Circuits Engineering Corporation, 1991."},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"R.R. Fritzemeier, C.F. Hawkins, J.M. Soden, ?CMOS IC fault models, physical defect coverage, and IDDQ testing?, Proc. of the IEEE Custom Integrated Circuits Conf., pp. 13.1.1?13.1.17, May 1991.","DOI":"10.1109\/CICC.1991.164091"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"J.F. Frenzel, P.N. Marinos, ?A comparison of methods for supply current analysis?, IEEE Custom Integrated Circuits Conf., pp. 13.3.1?13.3.4, May 1991.","DOI":"10.1109\/CICC.1991.164086"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"M. Patyra, W. Maly, ?Circuit design for built-in current testing?, Proceedings of the IEEE Custom Integrated Circuits Conf., pp. 13.4.1?13.4.5, May 1991.","DOI":"10.1109\/CICC.1991.164092"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"M.E. Levitt, K. Roy, and J. Abraham, ?BiCMOS fault models: Is stuck-at adequate?? Int. Conf. on Computer Design, pp. 294?297, 1990.","DOI":"10.1109\/ICCD.1990.130231"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"K. Roy, M.E. Levitt, and J.A. Abraham, ?Test considerations for BiMOS logic families?, IEEE Custom Integrated Circuits Conf., pp. 17.2.1?17.2.4, May 1991.","DOI":"10.1109\/CICC.1991.164011"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134731.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134731\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T14:49:05Z","timestamp":1734619745000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134731"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,8]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,8]]}},"alternative-id":["BF00134731"],"URL":"https:\/\/doi.org\/10.1007\/bf00134731","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1992,8]]}}}