{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:29:34Z","timestamp":1734672574164,"version":"3.32.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1991,3]]},"DOI":"10.1007\/bf00134948","type":"journal-article","created":{"date-parts":[[2004,11,2]],"date-time":"2004-11-02T14:43:10Z","timestamp":1099406590000},"page":"117-130","source":"Crossref","is-referenced-by-count":4,"title":["An optimal scheduling algorithm for testing interconnect using boundary scan"],"prefix":"10.1007","volume":"2","author":[{"given":"Jung-Cheun","family":"Lien","sequence":"first","affiliation":[]},{"given":"Melvin A.","family":"Breuer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","volume-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","author":"IEEE Standard 1149.1-1990","year":"May 1989","unstructured":"IEEE Standard 1149.1?1990, ?IEEE Standard Test Access Port and Boundary-Scan Architecture,? IEEE Standards Board, 345 East 47th Street, New York, NY 10017, May 1989."},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"K.P. Parker, ?The impact of boundary scan on board test,? IEEE Design Test Comput. pp. 18?30, August 1989.","DOI":"10.1109\/54.32419"},{"key":"CR3","unstructured":"C. Maunder and F. Beenker, ?Boundary scan: A framework for structured design-for-test,? Proc. Intern. Test Conf., pp. 714?723, 1987."},{"key":"CR4","unstructured":"P. Hansen, ?The impact of boundary-scan on board test strategies,? Proc. ATE&I Conf. East, pp. 35?40, Boston, June 1989."},{"issue":"4","key":"CR5","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/T-C.1974.223950","volume":"C-23","author":"W.H. Kautz","year":"April 1974","unstructured":"W.H. Kautz, ?Testing for faults in wiring networks,? IEEE Trans. Comput. C-23 (4):358?363, April 1974.","journal-title":"IEEE Trans. Comput."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"P. Goel and M.T. McMahon, ?Electronic chip-in-place test,? Proc. Intern. Test Conf., pp. 83?90, 1982.","DOI":"10.1109\/DAC.1982.1585542"},{"key":"CR7","unstructured":"P.T. Wagner, ?Interconnection testing with boundary scan,? Proc. Intern. Test Conf., pp. 52?57, 1987."},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"A. Hassan, J. Rajski, and V.K. Agarwal, ?Testing and diagnosis of interconnects using boundary scan architecture,? Proc. Intern. Test Conf., pp. 126?137, 1988.","DOI":"10.1109\/TEST.1988.207790"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"A. Hassan, V.K. Agarwal, J. Rajski, and B.N. Dostie, ?Testing of glue logic interconnects using boundary scan architecture,? Proc. Intern. Test Conf., pp. 700?711, 1989.","DOI":"10.1109\/TEST.1989.82358"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"N. Jarwala and C.W. Yau, ?A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects,? Proc. Intern. Test Conf., pp. 63?70, 1989.","DOI":"10.1109\/TEST.1989.82278"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"C.W. Yau and N. Jarwala, ?A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects,? Proc. Intern. Test Conf., pp. 71?77, 1989.","DOI":"10.1109\/TEST.1989.82279"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"M.A. Breuer and J.C. Lien, ?A methodology for the design of hierarchically testable and maintainable digital systems,? Proc. 8th Digital Avionics Systems Conf., pp. 40?47, October 1988.","DOI":"10.2514\/6.1988-3859"},{"issue":"2","key":"CR13","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/41.19074","volume":"36","author":"J.C. Lien","year":"May 1989","unstructured":"J.C. Lien and M.A. Breuer, ?A universal test and maintenance controller for modules and boards,? IEEE Trans. Indust. Elect. 36(2):231?240, May 1989.","journal-title":"IEEE Trans. Indust. Elect."},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"S. Vining, ?Tradeoff decisions made for P1149.1 controller design,? Proc. Intern. Test Conf., pp. 47?54, 1989.","DOI":"10.1109\/TEST.1989.82276"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"K. Sakashita, T. Hashizume, T. Ohya, I., Takimoto, and S. Kato, ?Cell-based test design method,? Proc. Intern. Test Conf., pp. 909?916, 1989.","DOI":"10.1109\/TEST.1989.82382"},{"key":"CR16","unstructured":"P.P. Fasang, J.P. Shen, M.A. Schuette, and W.A. Gwaltney, ?Automated design for testability of semicustom integrated circuits,? Proc. Intern. Test Conf., pp. 558?564, 1985."},{"key":"CR17","unstructured":"J.C. Lien, ?A module maintenance controller prototype,? Tech. Rep. CENG 90-14, EE-Systems, University of Southern California, June 1990."},{"key":"CR18","unstructured":"J.E. Haedtke and W.R. Olsen, ?Multilevel self-test for the factory and field,? Proc. Ann. Reliability Maint. Symp., pp. 274?279, 1987."},{"key":"CR19","volume-title":"Computers and intractability: A guide to the theory of NP-completeness","author":"M.R. Garey","year":"1974","unstructured":"M.R. Garey and D.S. Johnson, ?Computers and intractability: A guide to the theory of NP-completeness,? W.H. Freeman and Company: New York, 1974."},{"key":"CR20","first-page":"193","volume-title":"The design and analysis of computer algorithms","author":"A.V. Aho","year":"1974","unstructured":"A.V. Aho, J.E. Hopcroft, and J.D. Ullman, ?The design and analysis of computer algorithms,? Addison-Wesley: Reading, MA, p. 193, 1974."},{"key":"CR21","first-page":"188","volume-title":"Algorithm + data structures = Programs","author":"N. Wirth","year":"1976","unstructured":"N. Wirth, ?Algorithm + data structures = Programs,? Prentice-Hall: Englewood Cliffs, NJ, p. 188, 1976."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134948.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00134948\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00134948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T15:35:45Z","timestamp":1734622545000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00134948"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,3]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,3]]}},"alternative-id":["BF00134948"],"URL":"https:\/\/doi.org\/10.1007\/bf00134948","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1991,3]]}}}