{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:33:44Z","timestamp":1734672824614,"version":"3.32.0"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1991,11,1]],"date-time":"1991-11-01T00:00:00Z","timestamp":688953600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1991,11]]},"DOI":"10.1007\/bf00135228","type":"journal-article","created":{"date-parts":[[2004,11,6]],"date-time":"2004-11-06T09:34:52Z","timestamp":1099733692000},"page":"325-338","source":"Crossref","is-referenced-by-count":0,"title":["Bounds on the sizes of irredundant test sets and sequences for combinational logic networks"],"prefix":"10.1007","volume":"2","author":[{"suffix":"Jr.","given":"Warren H.","family":"Debany","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos R. P.","family":"Hartmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF00135228_CR1","series-title":"Ph.D. Dissertation","volume-title":"On using the fanout-free substructure of general combinational networks","author":"W.H. Debany","year":"1985","unstructured":"W.H. Debany, \u201cOn using the fanout-free substructure of general combinational networks,\u201d Ph.D. Dissertation, Syracuse University, Syracuse, NY, December 1985."},{"key":"BF00135228_CR2","doi-asserted-by":"crossref","first-page":"1506","DOI":"10.1109\/T-C.1971.223163","volume":"vol. C-20","author":"J.P. Hayes","year":"1971","unstructured":"2.J.P. Hayes, \u201cOn realizations of Boolean functions requiring a minimal or near-minimal number of tests,\u201d IEEE Transactions on Computers, vol. C-20, pp. 1506\u20131513, December 1971.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-95424-5","volume-title":"Diagnosis & Reliable Design of Digital Systems","author":"M.A. Breuer","year":"1976","unstructured":"M.A. Breuer and A.D. Friedman, Diagnosis & Reliable Design of Digital Systems, Rockville, MD, Computer Science Press, 1976."},{"key":"BF00135228_CR4","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, NY, 1990."},{"key":"BF00135228_CR5","unstructured":"J.L. Carter, S.F. Dennis, V.S. Iyengar, B.K. Rosen, \u201cATPG via random pattern simulation,\u201d Proceedings, International Symposium on Circuits and Systems (ISCAS), pp. 683\u2013686, 1985."},{"key":"BF00135228_CR6","doi-asserted-by":"crossref","unstructured":"J.H. Aylor, J.P. Cohoon, E.L. Feldhousen, B.W. Johnson, \u201cCompacting randomly generated test sets,\u201d Proceedings, International Conference on Computer Design (ICCD), pp. 153\u2013156, 1990.","DOI":"10.1109\/ICCD.1990.130188"},{"key":"BF00135228_CR7","doi-asserted-by":"crossref","first-page":"1183","DOI":"10.1109\/T-C.1972.223475","volume":"vol. C-21","author":"S.M. Reddy","year":"1972","unstructured":"S.M. Reddy, \u201cEasily testable realizations for logic functions,\u201d IEEE Transactions on Computers, vol. C-21, pp. 1183\u20131188, November 1972.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR8","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TC.1972.5008955","volume":"vol. C-21","author":"C.D. Weiss","year":"1972","unstructured":"C.D. Weiss, \u201cBounds on the length of terminal stuck-fault tests,\u201d IEEE Transactions on Computers, vol. C-21, pp. 305\u2013309, March 1972.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR9","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/TC.1973.5009174","volume":"vol C-23","author":"S.B. Akers","year":"1973","unstructured":"S.B. Akers, \u201cUniversal test sets for logic networks,\u201d IEEE Transactions on Computers, vol C-23, pp. 835\u2013839, September 1973.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR10","doi-asserted-by":"crossref","first-page":"908","DOI":"10.1109\/T-C.1973.223617","volume":"vol. C-23","author":"I. Berger","year":"1973","unstructured":"I. Berger and Z. Kohavi, \u201cFault detection in fanout-free combinational networks,\u201d IEEE Transactions on Computers, vol. C-23, pp. 908\u2013914, October 1973.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR11","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/TC.1978.1675127","volume":"vol. C-27","author":"J.P. Hayes","year":"1978","unstructured":"J.P. Hayes, \u201cPath complexity of logic networks,\u201d IEEE Transactions on Computers, vol. C-27, pp. 459\u2013462, May 1978.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR12","unstructured":"M.G. Karpovsky, \u201cUniversal tests detecting input\/output faults in almost all devices,\u201d Proceedings, (dy1982) IEEE International Test Conference, pp. 52\u201357."},{"key":"BF00135228_CR13","volume-title":"Spectral Techniques and Fault Detection","author":"M.G. Karpovsky","year":"1985","unstructured":"M.G. Karpovsky and L.B. Levitin, \u201cUniversal testing of computer hardware,\u201d in Spectral Techniques and Fault Detection, M.G. Karpovsky (Ed.), Academic Press, Orlando, FL, 1985."},{"key":"BF00135228_CR14","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1109\/TC.1984.5009364","volume":"vol. C-33","author":"B. Krishnamurthy","year":"1984","unstructured":"B. Krishnamurthy and S.B. Akers, \u201cOn the complexity of estimating the size of a test set,\u201d IEEE Transactions on Computers, vol. C-33, pp. 750\u2013753, August 1984.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR15","unstructured":"S.B. Akers and B. Krishnamurthy, \u201cTest counting: An analysis tool for VLSI testing,\u201d Technical Report CR-86-55, Tektronix Computer Research Laboratory, November 1986."},{"key":"BF00135228_CR16","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/54.43080","volume":"vol. 6","author":"S.B. Akers","year":"1989","unstructured":"S.B. Akers and B. Krishnamurthy, \u201cTest counting: A tool for VLSI tesing,\u201d IEEE Design & Test of Computers, vol. 6, pp. 58\u201377, October 1989.","journal-title":"IEEE Design & Test of Computers"},{"key":"BF00135228_CR17","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","volume":"vol. C-24","author":"J.P. Hayes","year":"1974","unstructured":"J.P. Hayes and A.D. Friedman, \u201cTest point placement to simplify fault detection,\u201d IEEE Transactions on Computers, vol. C-24, pp. 727\u2013735, July 1974.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR18","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/T-C.1975.224205","volume":"vol. C-25","author":"O.H. Ibarra","year":"1975","unstructured":"O.H. Ibarra and S.K. Sahni, \u201cPolynomially complete fault detection problems,\u201d IEEE Transactions on Computers, vol. C-25, pp. 242\u2013249, March 1975.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR19","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1109\/TC.1982.1676041","volume":"vol. C-31","author":"H. Fujiwara","year":"1982","unstructured":"H. Fujiwara and S. Toida, \u201cThe complexity of fault detection problems for combinational logic circuits,\u201d IEEE Transactions on Computers, vol. C-31, pp. 555\u2013560, June 1982.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR20","unstructured":"The TTL Data Book for Design Engineers, 2nd Ed., Texas Instruments (TI), 1976."},{"key":"BF00135228_CR21","unstructured":"Bipolar Microprocessor Logic and Interface Data Book, Advanced Micro Devices (AMD), 1985."},{"key":"BF00135228_CR22","volume-title":"Data Structures and Algorithms","author":"A.V. Aho","year":"1983","unstructured":"A.V. Aho, J.E. Hopcroft, J.D. Ullman, Data Structures and Algorithms, Addison-Wesley, Reading, MA, 1983."},{"key":"BF00135228_CR23","doi-asserted-by":"crossref","first-page":"1496","DOI":"10.1109\/T-C.1971.223162","volume":"vol. C-20","author":"J.P. Hayes","year":"1971","unstructured":"J.P. Hayes, \u201cA NAND model for fault diagnosis in combinational logic networks,\u201d IEEE Transactions on Computers, vol. C-20, pp. 1496\u20131506, December 1971.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00135228_CR24","unstructured":"F. Brglez and H. Fujiwara, \u201cA neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN,\u201d Proceedings, International Symposium on Circuits and Systems (ISCAS), 1985."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00135228.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00135228\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00135228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00135228.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T18:57:51Z","timestamp":1734634671000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00135228"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,11]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1991,11]]}},"alternative-id":["BF00135228"],"URL":"https:\/\/doi.org\/10.1007\/bf00135228","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1991,11]]}}}