{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T15:46:22Z","timestamp":1648741582987},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1996,2,1]],"date-time":"1996-02-01T00:00:00Z","timestamp":823132800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,2]]},"DOI":"10.1007\/bf00136077","type":"journal-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T09:40:20Z","timestamp":1099906820000},"page":"71-86","source":"Crossref","is-referenced-by-count":5,"title":["Balance testing and balance-testable design of logic circuits"],"prefix":"10.1007","volume":"8","author":[{"given":"Krishnendu","family":"Chakrabarty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990."},{"key":"CR2","first-page":"3","volume":"vol. 1","author":"J.P. Hayes","year":"January 1976","unstructured":"J.P. Hayes, ?Check Sum Methods for Test Data Compression,? Journal of Design Automation and Fault-Tolerant Computing, vol. 1, pp. 3?7, January 1976.","journal-title":"Journal of Design Automation and Fault-Tolerant Computing"},{"key":"CR3","doi-asserted-by":"crossref","first-page":"968","DOI":"10.1109\/TC.1978.1674978","volume":"vol. C-27","author":"A. Tzidon","year":"October 1978","unstructured":"A. Tzidon, I. Berger, and M. Yoeli, ?A Practical Approach to Fault Detection in Combinational Circuits,? IEEE Transactions on Computers, vol. C-27, pp. 968?971, October 1978.","journal-title":"IEEE Transactions on Computers"},{"key":"CR4","doi-asserted-by":"crossref","first-page":"442","DOI":"10.1109\/TC.1980.1675603","volume":"vol. C-29","author":"J. Savir","year":"June 1980","unstructured":"J. Savir, ?Syndrome-Testable Design of Combinational Circuits,? IEEE Transactions on Computers, vol. C-29, pp. 442?451, June 1980.","journal-title":"IEEE Transactions on Computers"},{"key":"CR5","first-page":"2","volume":"vol. 28","author":"R.A. Frohwerk","year":"September 1977","unstructured":"R.A. Frohwerk, ?Signature Analysis: A New Digital Field Service Method,? Hewlett-Packard Journal, vol. 28, pp. 2?8, September 1977.","journal-title":"Hewlett-Packard Journal"},{"key":"CR6","series-title":"M.S. thesis","volume-title":"Balanced Boolean Functions","author":"K. Chakrabarty","year":"September 1992","unstructured":"K. Chakrabarty, Balanced Boolean Functions, M.S. thesis, Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor, September 1992; also published as Technical Report CSE-TR-140?92."},{"key":"CR7","doi-asserted-by":"crossref","first-page":"691","DOI":"10.1109\/T-C.1975.224289","volume":"vol. C-24","author":"P. Agrawal","year":"July 1975","unstructured":"P. Agrawal and V.D. Agrawal, ?Probabilistic Analysis of Random Test Generation Method for Irredundant Combinational Networks,? IEEE Transactions on Computers, vol. C-24, pp. 691?694, July 1975.","journal-title":"IEEE Transactions on Computers"},{"key":"CR8","first-page":"1491","volume":"vol. C-20","author":"J.P. Hayes","year":"December 1971","unstructured":"J.P. Hayes, ?A NAND Model for Fault Diagnosis in Combinational Logic Networks,? IEEE Transactions on Computers, vol. C-20, pp. 1491?1506, December 1971.","journal-title":"IEEE Transactions on Computers"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"W.H. Kautz, ?State-Logic Relations in Autonomous Sequential Networks,? Proc. 1958 Eastern Joint Computer Conference, 1958, pp. 119?127.","DOI":"10.1145\/1458043.1458068"},{"key":"CR10","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/TEC.1960.5219832","volume":"vol. EC-9","author":"B. Elspas","year":"June 1960","unstructured":"B. Elspas, ?Self-Complementary Symmetry Types of Boolean Functions,? IRE Transactions on Electronic Computers,vol. EC-9, pp. 264?266, June 1960.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"CR11","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/BF00135230","volume":"vol. 2","author":"A. Chatterjee","year":"December 1991","unstructured":"A. Chatterjee and J.A. Abraham, ?Test generation, Design-for-Testability and Built-in Self-Test for Arithmetic Units Based on Graph Labeling,? Journal of Electronic Testing: Theory and Applications, vol. 2, pp. 351?372, December 1991.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"CR12","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1109\/12.135561","volume":"vol. 41","author":"S. Kundu","year":"April 1992","unstructured":"S. Kundu, ?Basis Sets for Synthesis of Switching Functions,? IEEE Transactions on Computers, vol. 41, pp. 489?493, April 1992.","journal-title":"IEEE Transactions on Computers"},{"key":"CR13","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/43.3166","volume":"vol. 7","author":"S.B. Akers","year":"March 1988","unstructured":"S.B. Akers, ?A Parity Bit Signature for Exhaustive Testing,? IEEE Transactions on Computer-Aided Design, vol. 7, pp. 333?338, March 1988.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR14","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/92.311637","volume":"vol. 3","author":"C.-I.H. Chen","year":"September 1994","unstructured":"C.-I.H. Chen and J.T. Yuen, ?Automated Synthesis of Pseudo-Exhaustive Test Generator in VLSI BIST Design. BIST Design,? IEEE Transactions on VLSI Systems, vol. 3, pp. 273?291, September 1994.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"CR15","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1109\/43.310906","volume":"vol. 13","author":"D. Kagaris","year":"September 1994","unstructured":"D. Kagaris, F. Makedon, and S. Tragoudas, ?A Method for Pseudo-Exhaustive Test Pattern Generation,? IEEE Transactions on Computer-Aided Design, vol. 13, pp. 1170?1178, September 1994.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"R. Srinivasan, S.K. Gupta, and M.A. Breuer, ?An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing,? Proc. 1993 Design Automation Conference, 1993, pp. 242?248.","DOI":"10.1145\/157485.164880"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty and J.P. Hayes, ?Efficient Test Response Compression for Multiple-Output Circuits,? Proc. 1994 Int. Test Conference, 1994, pp. 501?510.","DOI":"10.1109\/TEST.1994.527992"},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"Y. Zorian and A. Ivanov, ?Programmable Space Compaction for BIST,? Proc. 1993 Int. Symp. on Fault-Tolerant Computing, 1993, pp. 340?349.","DOI":"10.1109\/FTCS.1993.627337"},{"key":"CR19","doi-asserted-by":"crossref","first-page":"1261","DOI":"10.1109\/43.16804","volume":"vol. 8","author":"Y. You","year":"December 1988","unstructured":"Y. You and J.P. Hayes, ?Implementation of VLSI Self-Testing by Regularization,? IEEE Transactions on Computer-Aided Design, vol. 8, pp. 1261?1271, December 1988.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR20","unstructured":"F. Brglez and H. Fujiwara, ?A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Simulator in Fortran,? Proc. 1985 Int. Symp. on Circuits and Systems, 1985, pp. 695?698."},{"key":"CR21","unstructured":"Texas Instruments, The TTL Data Book, vol. 2. Dallas, 1988."},{"key":"CR22","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/12.2268","volume":"vol. 37","author":"W.H. McAnney","year":"September 1988","unstructured":"W.H. McAnney and J. Savir, ?Built-in Checking of the Correct Self-Test Signature,? IEEE Transactions on Computers, vol. 37, pp. 1142?1145, September 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"CR23","first-page":"727","volume":"vol. C-33","author":"J.P. Hayes","year":"July 1974","unstructured":"J.P. Hayes and A.D. Friedman, ?Test Point Placement to Simplify Fault Detection,? IEEE Transactions on Computers, vol. C-33, pp. 727?735, July 1974.","journal-title":"IEEE Transactions on Computers"},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, L.N. Reddy, and S.M. Reddy, ?COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits,? Proc. 1991 Int. Test Conference, 1991, pp. 194?203.","DOI":"10.1109\/TEST.1991.519510"},{"key":"CR25","unstructured":"H.K. Lee and D.S. Ha. On the Generation of Test Patterns for Combinational Circuits. Technical Report No. 12-93, Dept. of Electrical Eng., Virginia Polytechnic Institute and State University."},{"key":"CR26","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/12.2271","volume":"vol. C-37","author":"S.M. Reddy","year":"September 1988","unstructured":"S.M. Reddy, K.K. Saluja, and M.G. Karpovsky, ?A Data Compression Technique for Built-in Self-Test,? IEEE Transactions on Computers, vol. C-37, pp. 1151?1156, September 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"CR27","doi-asserted-by":"crossref","first-page":"1604","DOI":"10.1109\/43.256936","volume":"vol. 12","author":"H. Fujiwara","year":"October 1993","unstructured":"H. Fujiwara and A. Yamamoto, ?Parity-Scan Design to Reduce the Cost of Test Application,? IEEE Transactions on Computer-Aided Design, vol. 12, pp. 1604?1611, October 1993.","journal-title":"IEEE Transactions on Computer-Aided Design"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00136077.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00136077\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00136077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T10:26:23Z","timestamp":1554287183000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00136077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,2]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1996,2]]}},"alternative-id":["BF00136077"],"URL":"https:\/\/doi.org\/10.1007\/bf00136077","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,2]]}}}