{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:09Z","timestamp":1759147089221},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1990,5,1]],"date-time":"1990-05-01T00:00:00Z","timestamp":641520000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1990,5]]},"DOI":"10.1007\/bf00137388","type":"journal-article","created":{"date-parts":[[2004,11,2]],"date-time":"2004-11-02T12:30:27Z","timestamp":1099398627000},"page":"103-123","source":"Crossref","is-referenced-by-count":19,"title":["A hierarchical test generation methodology for digital circuits"],"prefix":"10.1007","volume":"1","author":[{"given":"Debashis","family":"Bhattacharya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","volume-title":"Design of Testable Logic Circuits","author":"R.G. Bennetts","year":"1984","unstructured":"R.G. Bennetts, Design of Testable Logic Circuits, Addison-Wesley, Reading, MA, 1984."},{"key":"CR2","unstructured":"D. Bhattacharya and J.P. Hayes, ?High-level test generation using bus faults,? Proc. 15th Fault-Tolerant Comput. Symp., pp. 65?70, June 1985."},{"key":"CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1527-8","volume-title":"Hierarchical Modeling for VLSI Circuit Testing","author":"D. Bhattacharya","year":"1990","unstructured":"D. Bhattacharya and J.P. Hayes, Hierarchical Modeling for VLSI Circuit Testing, Kluwer Academic Publishers, Boston, MA, 1990."},{"key":"CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-95424-5","volume-title":"Diagnosis and Reliable Design of Digital Systems","author":"M.A. Breuer","year":"1976","unstructured":"M.A. Breuer and A.D. Friedman, Diagnosis and Reliable Design of Digital Systems, Computer Science Press, Rockville, MD, 1976."},{"issue":"3","key":"CR5","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TC.1980.1675554","volume":"C-29","author":"M.A. Breuer","year":"1980","unstructured":"M.A. Breuer and A.D. Friedman, ?Functional level primitives in test generation,? IEEE Trans. Computers C-29 (3):223?235, 1980.","journal-title":"IEEE Trans. Computers"},{"key":"CR6","unstructured":"F. Brglez and H. Fujiwara, ?A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran,? Proc. IEEE Intern. Symp. on Circuits and Systems, pp. 663?698, Kyoto, June 1985."},{"key":"CR7","unstructured":"W.-T. Cheng and J.H. Patel, ?Testing in two-dimensional iterative logic arrays,? Proc. 16th Fault-Tolerant Comput. Symp., Vienna, pp. 76?83, July 1986."},{"issue":"12","key":"CR8","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/T-C.1973.223651","volume":"C-22","author":"A.D. Friedman","year":"1973","unstructured":"A.D. Friedman, ?Easily testable iterative systems,? IEEE Trans. Computers C-22 (12): 1061?1064, 1973.","journal-title":"IEEE Trans. Computers"},{"issue":"3","key":"CR9","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"C-30","author":"P. Goel","year":"1981","unstructured":"P. Goel, ?An implicit enumeration algorithm to generate tests for combinational logic circuits,? IEEE Trans. Computers C-30 (3): 215?222, 1981.","journal-title":"IEEE Trans. Computers"},{"key":"CR10","unstructured":"J.P. Hayes, ?A calculus for testing complex digital systems,? Proc. 10th Fault-Tolerant Comput. Symp., pp. 115?120, October 1980."},{"issue":"9","key":"CR11","doi-asserted-by":"crossref","first-page":"865","DOI":"10.1109\/TC.1976.1674711","volume":"C-25","author":"S.C. Lee","year":"1976","unstructured":"S.C. Lee, ?Vector boolean algebra and calculus,? IEEE Trans. Computers C-25 (9): 865?874, 1976.","journal-title":"IEEE Trans. Computers"},{"issue":"7","key":"CR12","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TC.1982.1676054","volume":"C-31","author":"Y.H. Levendel","year":"1982","unstructured":"Y.H. Levendel and P.R. Menon, ?Test generation algorithms for computer hardware description languages,? IEEE Trans. Computers C-31 (7): 577?587, 1982.","journal-title":"IEEE Trans. Computers"},{"key":"CR13","volume-title":"Introduction to VLSI Systems","author":"C. Mead","year":"1980","unstructured":"C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, MA, 1980."},{"issue":"10","key":"CR14","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"J.P. Roth","year":"1966","unstructured":"J.P. Roth, ?Diagnosis of automata failures: a calculus and a method,? IBM J. Res. Develop. 10 (10): 278?281, 1966.","journal-title":"IBM J. Res. Develop."},{"issue":"1","key":"CR15","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/TC.1985.1676519","volume":"C-34","author":"F. Somenzi","year":"1985","unstructured":"F. Somenzi, S. Gai, M. Mezzalama, and P. Prinetto, ?Testing strategy and technique for macro-based circuits,? IEEE Trans. Computers C-34 (1): 85?89, 1985.","journal-title":"IEEE Trans. Computers"},{"issue":"11","key":"CR16","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1109\/TC.1981.1675715","volume":"C-30","author":"T. Sridhar","year":"1981","unstructured":"T. Sridhar and J.P. Hayes, ?Design of easily testable bit-sliced systems,? IEEE Trans. Computers C-30 (11): 842?854, 1981.","journal-title":"IEEE Trans. Computers"},{"key":"CR17","unstructured":"Texas Instruments Inc., The TTL Data Book, vol. 2, Dallas, TX, 1985."},{"key":"CR18","unstructured":"S.M. Thatte and J.A. Abraham, ?A methodology for functional level testing of microprocessors,? Proc. 8th Fault-Tolerant Comput. Symp., pp. 90?95, June 1978."},{"key":"CR19","unstructured":"Y. You, Self-testing VLSI Circuits, Ph.D. Dissertation, Dept. of Electrical Engineering and Computer Science, The University of Michigan, 1986."},{"key":"CR20","doi-asserted-by":"crossref","first-page":"1261","DOI":"10.1109\/43.16804","volume":"7","author":"Y. You","year":"December 1988","unstructured":"Y. You and J.P. Hayes, ?Implementation of VLSI self-testing by regularization,? IEEE Trans. Computer-Aided Design 7, pp. 1261?1271, December 1988.","journal-title":"IEEE Trans. Computer-Aided Design"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137388.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00137388\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T10:28:24Z","timestamp":1554287304000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00137388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,5]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1990,5]]}},"alternative-id":["BF00137388"],"URL":"https:\/\/doi.org\/10.1007\/bf00137388","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1990,5]]}}}