{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T05:22:05Z","timestamp":1747545725090},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1996,8,1]],"date-time":"1996-08-01T00:00:00Z","timestamp":838857600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,8]]},"DOI":"10.1007\/bf00137566","type":"journal-article","created":{"date-parts":[[2004,11,4]],"date-time":"2004-11-04T04:49:57Z","timestamp":1099543797000},"page":"75-88","source":"Crossref","is-referenced-by-count":9,"title":["Mixed current\/voltage observation towards effective testing of analog and mixed-signal circuits"],"prefix":"10.1007","volume":"9","author":[{"given":"J. Machado","family":"da Silva","sequence":"first","affiliation":[]},{"given":"J.","family":"Silva Matos","sequence":"additional","affiliation":[]},{"given":"Ian M.","family":"Bell","sequence":"additional","affiliation":[]},{"given":"Gaynor E.","family":"Taylor","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"E. Flaherty, A. Allan, and J. Morris, ?Design for Testability of a Modular, Mixed Signal Family of VLSI Devices,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 797?804.","DOI":"10.1109\/TEST.1993.470622"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"R.G. Bennets, ?Progress in Design for Test: A Personal View,? IEEE Design and Test of Computers, Spring, 1994.","DOI":"10.1109\/54.262322"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"R.H. Williams and C.F. Hawkins, ?The Economics of Guardband Placement,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 218?225.","DOI":"10.1109\/TEST.1993.470699"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"M.P. Palumbo, ?Technique for Transfer of Analog Prototypes (DV's) to Production,? Proceedings of the IEEE International Test Conference, Sept. 1990, pp. 916?923.","DOI":"10.1109\/TEST.1990.114112"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"M.M.A. Van Rosmalen, K. Baker, E.M.J.G. Bruls, and J.A. Jess, ?Parameter Monitoring: Advantages and Pitfalls,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 115?124.","DOI":"10.1109\/TEST.1993.470711"},{"issue":"6","key":"CR6","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1109\/43.285252","volume":"13","author":"L. Milor","year":"1994","unstructured":"L. Milor and A.L. Sangiovanni-Vincentelli, ?Minimizing Production Test Time to Detect Faults in Analog Circuits,? IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 6, pp. 796?813, June 1994.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"M. Soma, ?Fault Coverage of DC Parametric Tests for Embedded Analog Aplifiers,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 566?573.","DOI":"10.1109\/TEST.1993.470653"},{"issue":"3","key":"CR8","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/41.19073","volume":"36","author":"K.D. Wagner","year":"1989","unstructured":"K.D. Wagner and T.W. Williams, ?Design for Testability of Mixed Signal Integrated Circuits,? IEEE Transactions on Industrial Electronics, Vol. 36, No. 3, pp. 227?230, May 1989.","journal-title":"IEEE Transactions on Industrial Electronics"},{"issue":"2","key":"CR9","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/41.19072","volume":"36","author":"P. Fasang","year":"1989","unstructured":"P. Fasang, ?Analog\/Digital ASIC Design for Testability,? IEEE Transactions on Industrial Electronics, Vol. 36, No. 2, pp. 219?226, May 1989.","journal-title":"IEEE Transactions on Industrial Electronics"},{"issue":"3","key":"CR10","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1109\/19.106284","volume":"39","author":"C.L. Wey","year":"1990","unstructured":"C.L. Wey, ?Built-in Self Test (BIST) Structure for Analog Circuit Fault Diagnosis,? IEEE Transactions on Instrumentation and Measurement, Vol. 39, No. 3, pp. 517?521, June 1990.","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"A.M. Bratt, A.M. Richardson, R.J.A. Harvey, and A.P. Dorey, ?A Design-for-Test Structure for Optimising Analogue and Mixed Signal IC Test,? Proceedings of the European Design and Test Conference, March 1995, pp. 24?33.","DOI":"10.1109\/EDTC.1995.470424"},{"key":"CR12","unstructured":"M.J. Ohletz, ?Hybrid Built-in Self Test for Mixed Analogue\/Digital Integrated Circuits,? Proceedings of the IEEE European Test Conference, April 1991, pp. 307?316."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"M.F. Toner and G.W. Roberts, ?A BIST Technique for a Frequency Response and Intermodulation Distortion Test of a Sigma-Delta ADC,? Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 60?65.","DOI":"10.1109\/VTEST.1994.292333"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"E. Teraoka, T. Kengaku, I. Yasui, K. Ishikawa, T. Matsuo, H. Wakada, N. Sakashita, Y. Shimazu, and T. Tokuda, ?A Built-in Self Test for ADC and DAC in a Single-Chip CODEC,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 791?796.","DOI":"10.1109\/TEST.1993.470623"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"J.S. Matos, J.C. Ferreira, A.C. Le\u00e3o, and J.M. Silva, ?Architecture of Test Support ICs for Mixed-Signal Testing,? Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 240?246.","DOI":"10.1109\/VTEST.1994.292306"},{"key":"CR16","unstructured":"P.L. Wrighton, G.E. Taylor, and C. Toumazou, ?The Structural Testing of Switched Current Designs,? IEE Colloquium on Mixed Signal VLSI Test, Dec. 1993."},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"D. V\u00e1zquez, A. Rueda, and J.L. Huertas, ?A New Strategy for Testing Analog Filters,? Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 36?41.","DOI":"10.1109\/VTEST.1994.292337"},{"key":"CR18","unstructured":"P1149.4 Mixed-Signal Test Bus Standard Working Group. Minutes of the Working Group Meetings."},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"K.P. Parker, J.E. McDermid, and S. Oresjo, ?Structure and Metrology for an Analog Testability Bus,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 309?322.","DOI":"10.1109\/TEST.1993.470682"},{"key":"CR20","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1007\/BF00135333","volume":"3","author":"J.M. Soden","year":"1992","unstructured":"J.M. Soden, C.F. Hawkins, R.V. Gulati, and W. Mao, ?I DDQ Testing: A Review,? Journal of Electronic Testing: Theory and Applications, Vol. 3, pp. 291?303, Dec. 1992.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"CR21","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1007\/BF00135334","volume":"3","author":"P.C. Maxwell","year":"1992","unstructured":"P.C. Maxwell and R.C. Aitken, ?I DDQ Testing as a Component of a Test Suite: The Need for Several Fault Coverage Metrics,? Journal of Electronic Testing: Theory and Applications, Vol. 3, pp. 305?316, Dec. 1992.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"K. Baker, ?QTAG: A Standard for Test Fixture Based I DDQ\/i ssq Monitors,? Proceedings of the IEEE International Test Conference, Oct. 1994, pp. 194?202.","DOI":"10.1109\/TEST.1994.527950"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"K.R. Eckersall, P.L. Wrighton, G.E. Taylor, I.M. Bell, and B.R. Banister, ?Testing Mixed-Signal ASICs Through the Use of Supply Current Monitoring,? Proceedings of the IEEE European Test Conference, April 1993, pp. 385?391.","DOI":"10.1109\/ETC.1993.246580"},{"key":"CR24","unstructured":"B.S. Suparjo and B.R. Wilkins, ?Testing Analogue and Mixed-Signal Modules by Steady State Response Monitoring,? IEE Colloquium on Testing the Gordian Knot of VLSI Design, May 1993."},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"Y. Miura, S. Naito, K. Kinoshita, ?A Case Study of Mixed-Signal IC Testing: An Application of Current Testing Using the Upper Limit and the Lower Limit,? Proceedings of the IEEE International Symposium on Circuits and Systems, June 1994, pp. 5.77?5.80.","DOI":"10.1109\/ISCAS.1994.409304"},{"issue":"15","key":"CR26","doi-asserted-by":"crossref","first-page":"1452","DOI":"10.1049\/el:19920924","volume":"28","author":"M. Roca","year":"1992","unstructured":"M. Roca and A. Rubio, ?Selftesting CMOS Operational Amplifiers,? Electronics Letters, Vol. 28, No. 15, pp. 1452?1454, July 1992.","journal-title":"Electronics Letters"},{"key":"CR27","doi-asserted-by":"crossref","unstructured":"J.S. Beasley, H. Ramamurthy, J.R. Angulo, and M. DeYong, ?I DD Pulse Response Testing of Analog and Digital CMOS Circuits,? Proceedings of the IEEE International Test Conference, Oct. 1993, pp. 626?634.","DOI":"10.1109\/TEST.1993.470641"},{"issue":"15","key":"CR28","doi-asserted-by":"crossref","first-page":"1216","DOI":"10.1049\/el:19940838","volume":"30","author":"R.J. Bins","year":"1994","unstructured":"R.J. Bins, D. Taylor, and T.I. Pritchard, ?Testing Linear Macros in Mixed-Signal Systems Using Transient Response Testing and Dynamic Supply Current Monitoring,? Electronics Letters, Vol. 30, No. 15, pp. 1216?1217, July 1994.","journal-title":"Electronics Letters"},{"key":"CR29","doi-asserted-by":"crossref","unstructured":"S.S. Somayajula, E. S\u00e1nchez-Sinencio, and J. Pineda de Gyvez, ?A Power Supply Ramping and Current Measurement Based Technique for Analog Fault Diagnosis,? Proceedings of the IEEE 12th VLSI Design and Test Symposium, April 1994, pp. 234?239.","DOI":"10.1109\/VTEST.1994.292307"},{"issue":"20","key":"CR30","doi-asserted-by":"crossref","first-page":"1733","DOI":"10.1049\/el:19901106","volume":"26","author":"P. Lee","year":"1990","unstructured":"P. Lee and P. O'Leary, ?Fault Detection Method Using Power Supply Spectrum Analysis,? Electronics Letters, Vol. 26, No. 20, pp. 1733?1734, Sept. 1990.","journal-title":"Electronics Letters"},{"key":"CR31","doi-asserted-by":"crossref","unstructured":"F.C.M. Kuijstermans, M. Sachdev, and A.P. Thijssen, ?Defect-Oriented Test Methodology for Complex Mixed-Signal Circuits,? Proceedings of the European Design and Test Conference, March 1995, pp. 464?468.","DOI":"10.1109\/EDTC.1995.470425"},{"issue":"1","key":"CR32","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1049\/ip-g-1.1986.0009","volume":"133","author":"J.R. Jordan","year":"1986","unstructured":"J.R. Jordan, ?Correlation Algorithms, Circuits and Measurement Applications,? IEE Proceedings-G, Vol. 133, No. 1, Feb. 1986, pp. 58?74.","journal-title":"IEE Proceedings-G"},{"issue":"1","key":"CR33","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/43.184847","volume":"12","author":"B.R. Epstein","year":"1993","unstructured":"B.R. Epstein, M. Czigler, and S.R. Miller, ?Fault Detection and Classification in Linear Integrated Circuits: An Application of Discrimination Analysis and Hypothesis Testing,? IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, No. 1, pp. 102?113, Jan. 1993.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"CR34","unstructured":"B.K. Jones, ?Electromigration Reliability Indicators,? IEE Colloquium on Semiconductor Processing?Quality Through Measurement, April 1994."},{"key":"CR35","unstructured":"M. Syrzycki, ?Modelling of Spot Defects in MOS Transistors,? Proceedings of the IEEE International Test Conference, Sept. 1987, pp. 148?157."},{"key":"CR36","unstructured":"V.H. Champac, R.R.-Montan\u00e9s, J.A. Segura, J. Figueras, and J.A. Rubio, ?Fault Modelling of Gate Oxide Short, Floating Gate and Bridging Failures in CMOS Circuits,? Proceedings of the IEEE European Test Conference, April 1991, pp. 143?148."},{"key":"CR37","doi-asserted-by":"crossref","unstructured":"C. Sebeke, J.P. Teixeira, and M.J. Ohletz, ?Automatic Fault Extraction and Simulation of Layout Realistic Faults for Integrated Analogue Circuits,? Proceedings of the European Design and Test Conference, March 1995, pp. 464?468.","DOI":"10.1109\/EDTC.1995.470319"},{"key":"CR38","doi-asserted-by":"crossref","unstructured":"H. Xue, C. Di, and J.A.G. Jess, ?Probability Analysis for CMOS Floating Gate Faults,? Proceedings of the IEEE European Test Conference, April 1994, pp. 443?448.","DOI":"10.1109\/EDTC.1994.326838"},{"key":"CR39","series-title":"Electronic Systems Engineering Series","volume-title":"Tolerance Design of Electronic Circuits","author":"R. Spence","year":"1988","unstructured":"R. Spence and R.S. Soin, Tolerance Design of Electronic Circuits, Reading Addison-Wesley Publishing Company(Electronic Systems Engineering Series), 1988."},{"key":"CR40","volume-title":"Applied Statistics and Probability for Engineers","author":"D.C. Montgomery","year":"1994","unstructured":"D.C. Montgomery and G.C. Runger, Applied Statistics and Probability for Engineers, John Wiley & Sons Ltd., New York, 1994, Chapter 8."},{"issue":"4","key":"CR41","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1049\/ip-g-2.1992.0083","volume":"139","author":"M.A. Al-Qutayri","year":"1992","unstructured":"M.A. Al-Qutayri and P.R. Shepherd, ?Go\/no-go Testing of Analogue Macros,? IEE Proceedings-G, Vol. 139, No. 4, Aug. 1992, pp. 534?540.","journal-title":"IEE Proceedings-G"},{"issue":"4","key":"CR42","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/19.234498","volume":"42","author":"D.K. Papakostas","year":"1993","unstructured":"D.K. Papakostas and A.A. Hatzopoulos, ?Correlation-Based Comparison of Analog Signatures for Identification and Fault Diagnosis,? IEEE Transactions on Instrumentation and Measurement, Vol. 42, No. 4, pp. 860?863, Aug. 1993.","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"issue":"8","key":"CR43","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1109\/PROC.1985.13281","volume":"73","author":"J.W. Bandler","year":"1985","unstructured":"J.W. Bandler and A.E. Sal\u00e1ma. ?Fault Diagnosis of Analog Circuits,? Proceedings of the IEEE, Vol. 73, No. 8, Aug. 1985, pp. 1279?1325.","journal-title":"Proceedings of the IEEE"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137566.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00137566\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T10:28:37Z","timestamp":1554287317000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00137566"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,8]]},"references-count":43,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1996,8]]}},"alternative-id":["BF00137566"],"URL":"https:\/\/doi.org\/10.1007\/bf00137566","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,8]]}}}