{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:32:25Z","timestamp":1734672745606,"version":"3.32.0"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bf00137571","type":"journal-article","created":{"date-parts":[[2004,11,4]],"date-time":"2004-11-04T04:49:57Z","timestamp":1099543797000},"page":"153-163","source":"Crossref","is-referenced-by-count":4,"title":["Hardware reduction in continuous checksum-based analog checkers: Algorithm and its analysis"],"prefix":"10.1007","volume":"9","author":[{"given":"Yingquan","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike W. T.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinghua","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","volume-title":"Fault Tolerant and Fault Testable Hardware Design","author":"P.K. Lala","year":"1985","unstructured":"P.K. Lala, Fault Tolerant and Fault Testable Hardware Design, Prentice-Hall International, Englewood Cliffs, N.J., 1985."},{"key":"CR2","volume-title":"Advanced Simulation and Testing Methodologies for VLSI Design","author":"G. Russell","year":"1989","unstructured":"G. Russell, Advanced Simulation and Testing Methodologies for VLSI Design, Van Nostrand, London, 1989."},{"issue":"7","key":"CR3","doi-asserted-by":"crossref","first-page":"863","DOI":"10.1109\/12.2233","volume":"37","author":"Y. Min","year":"1988","unstructured":"Y. Min and J. Li, ?Strongly Fault Secure PLA's and Totally Self-Checking Checkers,? IEEE Transactions on Computers, Vol. 37, No. 7, pp. 863?867, 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"M. Soma, ?A Design for Test Methodology for Active Analog Filters,? Proceedings of ITC, 1990, pp. 183?191.","DOI":"10.1109\/TEST.1990.114017"},{"issue":"4","key":"CR5","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1007\/BF00972159","volume":"4","author":"Nagi","year":"1993","unstructured":"Nagi, A. Chatterjee, and J.A. Abraham, ?Fault Simulation of Linear Analog Circuits,? Journal of Electronic Testing: Theory and Applications, Vol. 4, No. 4, pp. 345?360, 1993.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"4","key":"CR6","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/BF00972158","volume":"4","author":"B. Hamida","year":"1993","unstructured":"B. Hamida and B. Kaminska, ?Multiple Fault Analog Circuit Testing by Sensitivity Analysis,? Journal of Electronic Testing: Theory and Applications, Vol. 4, No. 4, pp. 331?344, 1993.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"6","key":"CR7","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/TC.1984.1676475","volume":"33","author":"K.H. Huang","year":"1984","unstructured":"K.H. Huang and J.A. Abraham, ?Algorithm-Based Fault Tolerance for Matrix Operations,? IEEE Transactions on Computers, Vol. 33, No. 6, pp. 518?528, 1984.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"CR8","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/PROC.1986.13535","volume":"74","author":"J.Y. Jou","year":"1986","unstructured":"J.Y. Jou and J.A. Abraham, ?Fault-Tolerant Matrix Arithmetic and Signal Processing on Highly Concurrent Computing Structures,? Proceedings of the IEEE, Vol. 74, No. 5, 1986, pp. 732?741.","journal-title":"Proceedings of the IEEE"},{"issue":"10","key":"CR9","doi-asserted-by":"crossref","first-page":"1304","DOI":"10.1109\/12.59860","volume":"39","author":"Reddy","year":"1990","unstructured":"Reddy and P. Banerjee, ?Algorithm-Based Fault Detection for Signal Processing Applications? IEEE Transactions on Computers, Vol. 39, No.10, pp. 1304?1308, 1990.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"CR10","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/12.54836","volume":"39","author":"V.S.S. Nair","year":"1990","unstructured":"V.S.S. Nair and J.A. Abraham, ?Real-Number Codes for Fault-Tolerant Matrix Operations on Processor Arrays,? IEEE Transactions on Computers, Vol. 39, No. 4, pp. 426?435, 1990.","journal-title":"IEEE Transactions on Computers"},{"issue":"7","key":"CR11","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/12.237720","volume":"42","author":"A. Chatterjee","year":"1993","unstructured":"A. Chatterjee and M.A. d'Abreu, ?The Design of Fault-Tolerant Digital State Variable Systems: Theory and Techniques,? IEEE Transactions on Computers, Vol. 42, No. 7, pp. 794?808, 1993.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"CR12","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/92.238422","volume":"1","author":"A. Chatterjee","year":"1993","unstructured":"A. Chatterjee, ?Concurrent Error Detection and Fault-Tolerance in Linear Analog Circuits Using Continuous Checksums,? IEEE Transactions on VLSI Systems, Vol. 1, No. 2, pp. 138?150, 1993.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"CR13","volume-title":"Circuits and Systems: A Modern Approach","author":"Papoulis","year":"1980","unstructured":"Papoulis, Circuits and Systems: A Modern Approach, Holt Rinehart and Wilston, New York, 1980."},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"A. Chatterjee, ?Concurrent Error Detection in Linear Analog and Switched-Capacitor State Variable Systems Using Continuous Checksums,? Proceedings of ITC91, 1991, pp. 582?591.","DOI":"10.1109\/TEST.1991.519721"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137571.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00137571\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00137571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T17:30:50Z","timestamp":1734629450000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00137571"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"references-count":14,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1996]]}},"alternative-id":["BF00137571"],"URL":"https:\/\/doi.org\/10.1007\/bf00137571","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1996]]}}}