{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,8]],"date-time":"2024-07-08T21:55:03Z","timestamp":1720475703308},"reference-count":63,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[1987]]},"DOI":"10.1007\/bf00138604","type":"journal-article","created":{"date-parts":[[2004,11,4]],"date-time":"2004-11-04T05:01:29Z","timestamp":1099544489000},"page":"13-42","source":"Crossref","is-referenced-by-count":5,"title":["An introduction to the multistage cube family of interconnection networks"],"prefix":"10.1007","volume":"1","author":[{"given":"Howard Jay","family":"Siegel","sequence":"first","affiliation":[]},{"given":"William","family":"Tsun-Yuk Hsu","sequence":"additional","affiliation":[]},{"given":"Menkae","family":"Jeng","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/TC.1982.1676021","volume":"31","author":"G. B. Adams III","year":"1982","unstructured":"Adams III, G. B., and Siegel, 39?01 J. 1982. The extra stage cube: a fault-tolerant interconnection network for supersystems. IEEE Trans. Comput. C-31 (May), 443?454.","journal-title":"IEEE Trans. Comput."},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"Adams III, G. B., and Agrawal, D. P., and Siegel, H. J. 1987. A survey and comparison of faul-ttolerant multistage interconnection networks. Computer (in press).","DOI":"10.1109\/MC.1987.1663586"},{"key":"CR3","unstructured":"Adams III G. B., and Siegel, H. J. 1984. Modifications to improve the fault tolerance of the extra stage cube interconnection network. In 1984 International Conference on Parallel Processing (August), pp. 169?173."},{"key":"CR4","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/C-M.1981.220293","volume":"14","author":"G. H. Barnes","year":"1981","unstructured":"Barnes, G. H., and Lundstrom, S. F. 1981. Design and validation of a connection network for manyprocessor multiprocessor systems. Computer, 14 (December), 31?41.","journal-title":"Computer"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"Batcher, K. E. 1974. Staran parallel processor system hardware. In AFIPS 1974 National Computer Conference (May), pp. 405?410.","DOI":"10.1145\/1500175.1500260"},{"key":"CR6","unstructured":"Batcher, K. E. 1976. The flip network in Staran. In 1976 International Conference on Parallel Processing (August), pp. 65?71."},{"key":"CR7","unstructured":"Batcher, K. E. 1977. Staran series E. In 1977 International Conference on Parallel Processing (August), pp. 140?143."},{"key":"CR8","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/TC.1980.1675684","volume":"29","author":"K. E. Batcher","year":"1980","unstructured":"Batcher, K. E. 1980. Design of a massively parallel processor. IEEE Trans. Comput., C-29 (September), 836?844.","journal-title":"IEEE Trans. Comput."},{"key":"CR9","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1109\/TC.1982.1676015","volume":"31","author":"K. E. Batcher","year":"1982","unstructured":"Batcher, K. E. 1982. Bit serial parallel processing systems. IEEE Trans. Comput., C-31 (May), 377?384.","journal-title":"IEEE Trans. Comput."},{"key":"CR10","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/TC.1982.1675906","volume":"31","author":"F. A. Briggs","year":"1982","unstructured":"Briggs, F. A., Fu, K.-S., Hwang, K., and Wah, B. W. 1982. Pumps architecture for pattern analysis and image database management. IEEE Trans. Comput., C-31 (October), 969?982.","journal-title":"IEEE Trans. Comput."},{"key":"CR11","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/356909.356912","volume":"15","author":"G. Broomell","year":"1983","unstructured":"Broomell, G., and Heath, J. R. 1983. Classification categories and historical development of circuit switching topologies. ACM Comput. Surveys, 15 (June), 95?133.","journal-title":"ACM Comput. Surveys"},{"key":"CR12","unstructured":"Crowther, W., Goodhue, J., Starr, E., Thomas, R., Williken, W., and Blackadar, T. 1985. Performance measurements on a 128-node Butterfly parallel processor. In 1985 International Conference on Parallel Processing (August), pp. 531?540."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"Davis IV, N. J., Hsu, W. T.-Y., and Siegel, H. J. 1985. Fault location techniques for distributed control interconnection networks. IEEE Trans. Comput., (October), 902?910.","DOI":"10.1109\/TC.1985.6312193"},{"key":"CR14","unstructured":"Delp, E. J., Siegel, H. J., Whinston, A., and Jamieson, L. H. 1985. An intelligent operating system for executing image understanding tasks on a reconfigurable parallel architecture. In IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management (November), pp. 217?224."},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"Dennis, J. B., Boughton, G. A., and Leung, C. K. C. 1980. Building blocks for data flow prototypes. In Seventh Annual Symposium on Computer Architecture (May), pp. 1?8.","DOI":"10.1145\/800053.801902"},{"key":"CR16","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","volume":"14","author":"T. Y. Feng","year":"1981","unstructured":"Feng, T. Y. 1981. A survey of interconnection networks. Computer, 14 (December), 12?27.","journal-title":"Computer"},{"key":"CR17","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/TC.1981.1675693","volume":"30","author":"T. Y. Feng","year":"1981","unstructured":"Feng, T. Y., and Wu, C.-L. 1981. Fault-diagnosis for a class of multistage interconnection networks. IEEE Trans. Comput., C-30 (October), 743?758.","journal-title":"IEEE Trans. Comput."},{"key":"CR18","unstructured":"Feng, T. Y., and Zhang, Q. 1985. Fault diagnosis of multistage interconnection networks with four valid states. In Fifth International Conference on Distributed Computing Systems (May), pp. 218?226."},{"key":"CR19","unstructured":"Filip, A. E. 1982. A distributed signal processing architecture. In Third International Conference on Distributed Computing Systems (October), pp. 49?55."},{"key":"CR20","doi-asserted-by":"crossref","first-page":"1901","DOI":"10.1109\/PROC.1966.5273","volume":"54","author":"M. J. Flynn","year":"1966","unstructured":"Flynn, M. J. 1966. Very high-speed computing systems. Proc. IEEE, 54 (December), 1901?1909.","journal-title":"Proc. IEEE"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"Goke, G. R., and Lipovski, G. J. 1973. Banyan networks for partitioning multiprocessor systems. In First Annual Symposium on Computer Architecture (December), pp. 21?28.","DOI":"10.1145\/800123.803967"},{"key":"CR22","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TC.1983.1676201","volume":"32","author":"A. Gottlieb","year":"1983","unstructured":"Gottlieb, A., Grishman, R., Kruskal, C. P., McAuliffe, K. P., Rudolph, L., and Snir, M. 1983. The NYU Ultracomputer?designing an MIMD shared-memory parallel computer. IEEE Trans. Comput., C-32 (February), 175?189.","journal-title":"IEEE Trans. Comput."},{"key":"CR23","volume-title":"The Connection Machine","author":"W. D. Hillis","year":"1985","unstructured":"Hillis, W. D. 1985. The Connection Machine. MIT Press, Cambridge, MA."},{"key":"CR24","volume-title":"Parallel Computers","author":"R. W. Hockney","year":"1981","unstructured":"Hockney, R. W., and Jesshope, C. R. 1981. Parallel Computers. Adam Hilger, Bristol, England."},{"key":"CR25","volume-title":"Computer Architecture and Parallel Processing","author":"K. Hwang","year":"1984","unstructured":"Hwang, K., and Briggs, F. A. 1984. Computer Architecture and Parallel Processing. McGraw-Hill, New York, NY."},{"key":"CR26","unstructured":"Intel Corporation. 1985. A New Direction in Scientific Computing. Order 28009-001, Intel Corporation."},{"key":"CR27","unstructured":"Jeng, M., and Siegel, H. J. 1986a. A fault-tolerant multistage interconnection network for multiprocessor systems using dynamic redundancy. In Sixth International Conference on Distributed Computing Systems (June), pp. 70?77."},{"key":"CR28","unstructured":"Jeng, M. and Siegel, H. J. 1986b. Implementation approach and reliability estimation of dynamic redundancy networks. In 1986 Real-Time Systems Symposium (December), pp. 79?88."},{"key":"CR29","unstructured":"Jones, A. K., Chansler, R. J., Jr., Durham, I., Feiler, P., and Schwans, K. 1977. Software management of Cm*?a distributed multiprocessor. In AFIPS 1977 National Computer Conference (June), pp. 657?663."},{"key":"CR30","doi-asserted-by":"crossref","unstructured":"Kapur, R. N., Premkumar, U. V. and Lipovski, G. J., 1980. Organization of the TRAC processor-memory subsystem. In AFIPS 1980 National Computer Conference (June), pp. 623?629.","DOI":"10.1145\/1500518.1500622"},{"key":"CR31","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","volume":"24","author":"D. H. Lawrie","year":"1975","unstructured":"Lawrie, D. H. 1975. Access and alignment of data in an array processor. IEEE Trans. Comput., C-24 (December), 1145?1155.","journal-title":"IEEE Trans. Comput."},{"key":"CR32","unstructured":"Malek, M., and Myre, W. W. 1981. A description method for interconnection networks. IEEE Technical Committee Distrib. Processing Quart., (February), 1?6."},{"key":"CR33","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MC.1979.1658777","volume":"12","author":"G. M. Masson","year":"1979","unstructured":"Masson, G. M., Gingher, G. C., and Nakamura, S. 1979. A sampler of circuit switching networks. Computer, 12 (June), 32?48.","journal-title":"Computer"},{"key":"CR34","unstructured":"McMillen, R. J., and Siegel, H. J. 1980. The hybrid cube network. In Distributed Data Acquisition, Computing, and Control Symposium (December), pp. 11?22.b"},{"key":"CR35","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1016\/0743-7315(85)90039-5","volume":"2","author":"R. J. McMillen","year":"1985","unstructured":"McMillen, R. J., and Siegel, H. J. 1985. Evaluation of cube and data manipulator networks. J. Parallel Distrib. Comput., 2 (February), 79?107.","journal-title":"J. Parallel Distrib. Comput."},{"key":"CR36","unstructured":"McMillen, R. J., Adams III G. B., and Siegel, H. J. 1981. Performance and implementation of 4 \u00d7 4 switching nodes in an interconnection network for Pasm. In 1981 International Conference on Parallel Processing (August), pp. 229?233."},{"key":"CR37","unstructured":"McDonald, W. C., and Williams, J. M. 1978. The advanced data processing test bed. In IEEE Computer Society Second International Computer Software and Applications Conference (March), pp. 346?351."},{"key":"CR38","doi-asserted-by":"crossref","unstructured":"Nutt, G. J. 1977a. Microprocessor implementation of a parallel processor. In Fourth Annual Symposium on Computer Architecture (March), pp. 147?152.","DOI":"10.1145\/800255.810664"},{"key":"CR39","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/TSE.1977.231176","volume":"SE-3","author":"G. J. Nutt","year":"1977","unstructured":"Nutt, G. J. 1977b. A parallel processor operating system comparison. IEEE Trans. Software Eng., SE-3 (November), 467?475.","journal-title":"IEEE Trans. Software Eng."},{"key":"CR40","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","volume":"30","author":"J. H. Patel","year":"1981","unstructured":"Patel, J. H. 1981. Performance of processor-memory interconnections for multiprocessors. IEEE Trans. Comput., C-30 (October), 771?780.","journal-title":"IEEE Trans. Comput."},{"key":"CR41","first-page":"458","volume":"26","author":"M. C. Pease III","year":"1977","unstructured":"Pease III, M. C. 1977. The indirect binary n-cube microprocessor array. IEEE Trans. Comput., C-26 (May), 458?473.","journal-title":"IEEE Trans. Comput."},{"key":"CR42","unstructured":"Pfister, G. F., Brantley, W. C., George, D. A., Harvey, S. L., Kleinfelder, W. J., McAuliffe, K. P., Norton, V. A. and Weiss, J. 1985. The IBM Research Parallel Processor Prototype (RP3): introduction and architecture. In 1985 International Conference on Parallel Processing (August), pp. 764?771."},{"key":"CR43","doi-asserted-by":"crossref","unstructured":"Premkumar, U. V., Kapur, R. N., Malek, M., Lipovski, G. J., and Horne, P. 1980. Design and implementation of the Banyan interconnection network in Trac. In AFIPS 1980 National Computer Conference (June), pp. 643?653.","DOI":"10.1145\/1500518.1500624"},{"key":"CR44","doi-asserted-by":"crossref","unstructured":"Sejnowski, M. C., Upchurch, E. T., Kapur, R. N., Charlu, D. P. S., and Lipovski, G. J. 1980. An overview of the Texas Reconfigurable Array Computer. In AFIPS 1980 National Computer Conference (June), pp. 631?641.","DOI":"10.1145\/1500518.1500623"},{"key":"CR45","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/TC.1977.5009294","volume":"26","author":"H. J. Siegel","year":"1977","unstructured":"Siegel, H. J. 1977. Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks. IEEE Trans. Comput., C-26 (February), 153?161.","journal-title":"IEEE Trans. Comput."},{"key":"CR46","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","volume":"12","author":"H. J. Siegel","year":"1979","unstructured":"Siegel, H. J. 1979. Interconnection networks for SIMD machines. Computer, 12 (June), 57?65.","journal-title":"Computer"},{"key":"CR47","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TC.1980.1675678","volume":"29","author":"H. J. Siegel","year":"1980","unstructured":"Siegel, H. J. 1980. The theory underlying the partitioning of permutation networks. IEEE Trans. Comput., C-29 (September), 791?801.","journal-title":"IEEE Trans. Comput."},{"key":"CR48","volume-title":"Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies","author":"H. J. Siegel","year":"1985","unstructured":"Siegel, H. J. 1985. Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies. Lexington Books, D. C. Heath and Company, Lexington, MA."},{"key":"CR49","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/C-M.1981.220298","volume":"14","author":"H. J. Siegel","year":"1981","unstructured":"Siegel, H. J., and McMillen, R. J. 1981. The multistage cube: a versatile interconnection network. Computer, 14 (December), 65?76.","journal-title":"Computer"},{"key":"CR50","doi-asserted-by":"crossref","unstructured":"Siegel, H. J., and Smith, S. D. 1978. Study of multistage SIMD interconnection networks. In Fifth Annual Symposium on Computer Architecture (April), pp. 223?229.","DOI":"10.1145\/800094.803052"},{"key":"CR51","unstructured":"Siegel, H. J., McMillen, R. J., and Mueller, P. T. Jr. 1979. A survey of interconnection methods for reconfigurable parallel processing systems. In AFIPS 1979 National Computer Conference (June), pp. 529?542."},{"key":"CR52","unstructured":"Siegel, H. J., Mueller, P. T. Jr. and Smalley, H. E. Jr 1978. Control of a partitionable multimicroprocessor system. In 1978 International Conference on Parallel Processing (August), pp. 9?17."},{"key":"CR53","doi-asserted-by":"crossref","unstructured":"Siegel, H. J., Schwederski, T., Davis IV, N. J., and Kuehn, J. T. 1984. pasm: a reconfigurable parallel system for image processing. In Workshop on Algorithm-guided Parallel Architectures for Automatic Target Recognition (July), 263?291. (Also appears in the ACM sigarch newsletter: Comput. Architect. News, 12, 4 (September), 7?19.)","DOI":"10.1145\/859558.859560"},{"key":"CR54","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1109\/TC.1981.1675732","volume":"30","author":"H. J. Siegel","year":"1981","unstructured":"Siegel, H. J., Siegel, L. J., Kemmerer, F. C., Mueller, P. T. Jr., Smalley, H. E. Jr. and Smit, S. D. 1981. Pasm: a partitionable simd\/mimd system for image processing and pattern recognition. IEEE Trans. Comput., C-30 (December), 934?947.","journal-title":"IEEE Trans. Comput."},{"key":"CR55","unstructured":"Smith, S. D., and Siegel, H. J. 1978. Recirculating, pipelines, and multistage simd interconnection networks. In 1978 International Conference on Parallel Processing (August), pp. 206?214."},{"key":"CR56","first-page":"363","volume-title":"Introduction to Computer Architecture","author":"H. S. Stone","year":"1980","unstructured":"Stone, H. S. 1980. Parallel computers. In H. S. Stone (ed.), Introduction to Computer Architecture, 2nd ed. Science Research Associates, Chicago, IL, 363?425.","edition":"2nd ed"},{"key":"CR57","unstructured":"Swan, R. J., Bechtolsheim, A., Lai, K. W., and Ousterhout, J. K. 1977a. The implementation of the Cm* multimicroprocessor. In AFIPS 1977 National Computer Conference (June), pp. 645?655."},{"key":"CR58","unstructured":"Swan, R. J., Fuller, S., and Siewiorek, D. P. 1977b. Cm*: a modular multimicroprocessor. In AFIPS 1977 National Computer Conference (June), pp. 637?644."},{"key":"CR59","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1109\/TC.1981.1675839","volume":"30","author":"S. Thanawastien","year":"1981","unstructured":"Thanawastien, S., and Nelson, V. P. 1981. Interference analysis of shuffle\/exchange networks. IEEE Trans. Comput. C-30 (August), 545?556.","journal-title":"IEEE Trans. Comput."},{"key":"CR60","volume-title":"Large Scale Computer Architecture: Parallel and Associative Processors","author":"K. J. Thurber","year":"1976","unstructured":"Thurber, K. J. 1976. Large Scale Computer Architecture: Parallel and Associative Processors. Hayden Book Company, Rochelle Park, NJ."},{"key":"CR61","first-page":"89","volume":"18","author":"K. J. Thurber","year":"1979","unstructured":"Thurber, K. J. 1979. Parallel processor architectures?part 1: general purpose systems. Comput. Design, 18 (January), 89?97.","journal-title":"Comput. Design"},{"key":"CR62","volume-title":"Distributed-Processor Communication Architecture","author":"K. J. Thurber","year":"1979","unstructured":"Thurber, K. J., and Masson, G. M. 1979. Distributed-Processor Communication Architecture. Lexington Books, D. C. Heath and Company, Lexington, MA."},{"key":"CR63","first-page":"694","volume":"29","author":"C.-L. Wu","year":"1980","unstructured":"Wu, C.-L., and Feng, T. Y. 1980. On a class of multistage interconnection networks. IEEE Trans. Comput., C-29 (August), 694?702.","journal-title":"IEEE Trans. Comput."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00138604.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00138604\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00138604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T19:43:56Z","timestamp":1585943036000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00138604"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987]]},"references-count":63,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1987]]}},"alternative-id":["BF00138604"],"URL":"https:\/\/doi.org\/10.1007\/bf00138604","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[1987]]}}}