{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T00:08:51Z","timestamp":1649117331580},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1992,2,1]],"date-time":"1992-02-01T00:00:00Z","timestamp":696902400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1992,2]]},"DOI":"10.1007\/bf00159832","type":"journal-article","created":{"date-parts":[[2004,11,2]],"date-time":"2004-11-02T14:41:48Z","timestamp":1099406508000},"page":"67-78","source":"Crossref","is-referenced-by-count":0,"title":["MT-SIM a mixed-level transition fault simulator based on parallel patterns"],"prefix":"10.1007","volume":"3","author":[{"given":"Chung Len","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching Ping","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen Zen","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tyh Song","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shueng Dar","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"R.E. Bryant, ?An algorithm for MOS logic simulation,?Lambda, 4th qtr., pp. 46?53, 1980."},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"Z. Barzilai, D.K. Beece, L.M. Huisman, V.S. Iyengar, and G.M. Siberman, ?SLS-A fast switch level simulator for verification and fault coverage analysis,?Proc. Design Automation Conf., pp. 164?170, 1986.","DOI":"10.1109\/DAC.1986.1586084"},{"key":"CR3","unstructured":"C.J. Terman, ?RSIM-A logic-level timing simulator,?Proc. Int'l. Conf. Computers and Design, pp. 437?440, 1983."},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"A.K. Bose, P. Kozak, C-Y Lo, H.N. Nham, E. Pascas-Skewes, and K. Wu, ?A fault simulator for MOS LSI circuits,?Proc. of 19th Design Automation Conf., pp. 400?409, 1982.","DOI":"10.1109\/DAC.1982.1585530"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"R.E. Bryant, and M.D. Shuster, ?Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator,?Proc. Design Automation Conf., pp. 715?719, 1985.","DOI":"10.1109\/DAC.1985.1586021"},{"key":"CR6","unstructured":"D. Saab, and T. Hajj, ?Parallel and concurrent fault simulation of MOS circuits,?Proc. Int'l. Conf. Computers and Design, pp. 752?756, 1984."},{"key":"CR7","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/TC.1980.1675555","volume":"vol. c-29","author":"J.D. Lesser","year":"1980","unstructured":"J.D. Lesser and J.J. Shedletsky, ?An experimental delay test generator for LSI logic,?IEEE Trans. on Computers, vol. c-29, pp. 235?248, 1980.","journal-title":"IEEE Trans. on Computers"},{"key":"CR8","unstructured":"T. Hayashi, K. Hatayama, K. Sato and T. Natabe, ?A delay test generator for logic LSI,?Proc. 14th Int'l. Conf. Fault-Tolerant Computing, pp. 146?149, 1984."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"Y.K. Malaiya and R. Narayanaswamy, ?Modeling and testing for timing faults in synchronous sequential circuits,?IEEE Design & Test, pp. 62?74, November 1984.","DOI":"10.1109\/MDT.1984.5005692"},{"key":"CR10","unstructured":"G.L. Smitch, ?Model for delay faults based on paths,?Proc. Int'l. Test Conf., pp. 342?349, 1985."},{"key":"CR11","unstructured":"J.A. Waicukauski, E. Lindbloom, B. Rosen, and V. Iyengar, ?Transition fault simulation by parallel pattern single fault propagation,?Proc. Int'l. Test Conf., pp. 542?549, 1986."},{"key":"CR12","unstructured":"Y. Levendel and P.R. Menon, ?Transition faults in combinational circuits: input transition test generation and feult simulation,?Proc. 16th Int'l. Conf. Fault-Tolerant Computing, pp. 278?283, 1986."},{"key":"CR13","unstructured":"J.L. Carter, V.S. Iyengar, and B.K. Rosen, ?Efficient test coverage determination for delay faults,?Proc. Int'l. Test Conf., pp. 418?427, 1987."},{"key":"CR14","unstructured":"E.S. Park and M.R. Mercer, ?Robust and nonrobust tests for path delay faults in a combinational circuit,?Proc. Int'l. Test Conf., pp. 1027?1034, 1987."},{"key":"CR15","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"vol. CAD-6","author":"C.J. Lin","year":"1987","unstructured":"C.J. Lin and S.M. Reddy, ?On delay fault testing in logic circuits,?IEEE Transition Computer-Aided Design, vol. CAD-6, pp. 694?703, 1987.","journal-title":"IEEE Transition Computer-Aided Design"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, ?On detection of delay faults,?Proc. Int'l. Test Conf., pp. 845?856, 1988.","DOI":"10.1109\/TEST.1988.207872"},{"key":"CR17","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/43.46805","volume":"vol. CAD-9","author":"V.S. Iyengar","year":"1990","unstructured":"V.S. Iyengar, B.K. Rosen and J.A. Waicukauski, ?On computing the sizes of detected delay faults,?IEEE Trans. on ComputerAided Design, vol. CAD-9, pp. 299?312, 1990.","journal-title":"IEEE Trans. on ComputerAided Design"},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"T.S. Hwang, C.L. Lee, W.Z. Shen, C.P. Wu, ?A parallel pattern mixed-level fault simulator,?27th Design Automation Conf., June 1990, pp. 716?719.","DOI":"10.1145\/123186.123449"},{"issue":"no. 3","key":"CR19","first-page":"225","volume":"vol. 137","author":"J.E. Chen","year":"June 1990","unstructured":"J.E. Chen, C.L. Lee and W.Z. Shen, ?My_Box representation for faulty CMOS circuits,?Proc. of IEE, Part G, vol. 137, no. 3, June 1990, pp. 225?232.","journal-title":"Proc. of IEE, Part G"},{"key":"CR20","unstructured":"F. Brglez, and H. Fujiwa, ?A Neutral Netlist of 10 combination benchmark circuits and a target translator in FORTRAN,?Proc. ISCAS, 1985."},{"key":"CR21","first-page":"28","volume":"FTCS-17","author":"D. Harel","year":"1987","unstructured":"D. Harel, ?Is there hope for linear time fault simulation?,?Fault Tolerant Computing Symposium, FTCS-17, pp. 28?33, 1987.","journal-title":"Fault Tolerant Computing Symposium"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00159832.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00159832\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00159832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T17:58:22Z","timestamp":1585936702000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00159832"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,2]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1992,2]]}},"alternative-id":["BF00159832"],"URL":"https:\/\/doi.org\/10.1007\/bf00159832","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1992,2]]}}}