{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T08:45:25Z","timestamp":1648889125766},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Autom Reasoning"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/bf00881716","type":"journal-article","created":{"date-parts":[[2005,1,7]],"date-time":"2005-01-07T05:47:00Z","timestamp":1105076820000},"page":"427-462","source":"Crossref","is-referenced-by-count":1,"title":["Identification of inductive properties during verification of synchronous sequential circuits"],"prefix":"10.1007","volume":"14","author":[{"given":"I.","family":"Chakrabarti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sarkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. K.","family":"Majumdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"Gupta, A.: Formal hardware verification methods: A survey. Technical Report CMU-CS-91-193, Carnegie Mellon University, October 1988."},{"issue":"12","key":"CR2","doi-asserted-by":"crossref","first-page":"1035","DOI":"10.1109\/TC.1986.1676711","volume":"35","author":"M. C. Browne","year":"1986","unstructured":"Browne, M. C., Clarke, E. M., Dill, D. L. and Mishra, B.: Automatic verification of sequential circuits using temporal logic,IEEE Transactions on Computers 35(12) (December 1986), 1035?1044.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"CR3","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1049\/ip-e.1986.0034","volume":"133","author":"D. L. Dill","year":"1986","unstructured":"Dill, D. L. and Clarke, E. M.: Automatic verification of asynchronous circuits using temporal logic,IEE Proc. 133(5) (September 1986), 276?282.","journal-title":"IEE Proc."},{"issue":"5","key":"CR4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/43.55179","volume":"9","author":"P. A. Wilsey","year":"1990","unstructured":"Wilsey, P. A. and Dasgupta, S.: A formal model of computer architectures for digital system design environment,IEEE Trans. Computer-Aided Design 9(5) (May 1990), 473?486.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"CR5","unstructured":"Kohavi, Z.:Switching and Finite Automata Theory, Tata-McGraw-Hill Publishing Company, 1978."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"Darringer, J. A.: The application of program verification techniques to hardware verification, inProc. ACM\/IEEE 16th Design Automation Conf. (June 1979), pp. 375?381.","DOI":"10.1109\/DAC.1979.1600139"},{"issue":"3","key":"CR7","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TC.1982.1675978","volume":"C-31","author":"G. V. Bochmann","year":"1982","unstructured":"Bochmann, G. V.: Hardware specification with temporal logic: An example,IEEE Trans. Computers,C-31(3) (March 1982), 223?231.","journal-title":"IEEE Trans. Computers"},{"key":"CR8","unstructured":"Gordon, M. J. C.: Why higher order logic is a good formalism for specifying and verifying hardware, Technical Report 77, University of Cambridge (September 1985)."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"Gordon, M. J. C.: HOL: A proof generating system for higher order logic, Technical Report 103, University of Cambridge (January 1987).","DOI":"10.1007\/978-1-4613-2007-4_3"},{"issue":"6","key":"CR10","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1109\/43.3210","volume":"7","author":"S. Devadas","year":"1988","unstructured":"Devadas, S., Ma, T., H.-K. and Newton, A. R.: On the verification of sequential machines at differing levels of abstraction,IEEE Trans. Computer-Aided Design 7(6) (June 1988), 713?722.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"CR11","unstructured":"Herbert, J.: Formal verification of basic memory devices, Technical Report 124, University of Cambridge (February 1988)."},{"key":"CR12","unstructured":"Melham, T. F.: Formalizing abstraction mechanisms for hardware verification in higher order logic, Technical Report 201, University of Cambridge (August 1990)."},{"key":"CR13","volume-title":"Problem-Solving Methods in Artificial Intelligence","author":"N. J. Nilsson","year":"1971","unstructured":"Nilsson, N. J.:Problem-Solving Methods in Artificial Intelligence, McGraw-Hill, New York, 1971."},{"key":"CR14","unstructured":"Herbert, J.: Case study of the Cambridge fast ring ecl chip using HOL, Technical Report 123, University of Cambridge (February 1988)."},{"key":"CR15","unstructured":"Joyce, J. J.: Formal specification and verification of asynchronous processes in higher order logic, Technical Report 136, University of Cambridge (June 1988)."},{"key":"CR16","unstructured":"Genesereth, M. R. and Nilsson, N. J.:Logical Foundations of Artificial Intelligence, Morgan Kaufmann Publishers, Inc. (1988)."},{"key":"CR17","unstructured":"Barringer, H.: Up and down the temporal way, Technical Report UMCS-85-9-3, University of Manchester (September 1985)."}],"container-title":["Journal of Automated Reasoning"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00881716.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00881716\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00881716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,3]],"date-time":"2021-07-03T18:40:12Z","timestamp":1625337612000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00881716"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995]]}},"alternative-id":["BF00881716"],"URL":"https:\/\/doi.org\/10.1007\/bf00881716","relation":{},"ISSN":["0168-7433","1573-0670"],"issn-type":[{"value":"0168-7433","type":"print"},{"value":"1573-0670","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995]]}}}