{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T05:40:08Z","timestamp":1734846008764,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1992,5,1]],"date-time":"1992-05-01T00:00:00Z","timestamp":704678400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1992,5]]},"DOI":"10.1007\/bf00925116","type":"journal-article","created":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T12:00:21Z","timestamp":1104580821000},"page":"97-110","source":"Crossref","is-referenced-by-count":7,"title":["Quasi-Linear allocation functions for efficient array design"],"prefix":"10.1007","volume":"4","author":[{"given":"Xiaoxiong","family":"Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Rajopadhye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1992,5,1]]},"reference":[{"key":"BF00925116_CR1","volume-title":"Regular iterative algorithms and their implementations on processor array","author":"Sailesh Rao","year":"1985","unstructured":"Sailesh Rao, \u201cRegular iterative algorithms and their implementations on processor array,\u201d Ph.D. thesis, Stanford University, Information Systems Lab., Stanford, CA, October 1985."},{"key":"BF00925116_CR2","first-page":"229","volume-title":"Automata Networks in Computer Science","author":"Patrice Quinton","year":"1987","unstructured":"Patrice Quinton, \u201cThe systematic design of systolic arrays,\u201d InAutomata Networks in Computer Science, Princeton: Princeton University Press, 1987, pp. 229\u2013260. Preliminary versions appear as IRISA Tech Reports 193 and 216, 1983."},{"key":"BF00925116_CR3","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/PROC.1983.12532","volume":"71","author":"D.I. Moldovan","year":"1983","unstructured":"D.I. Moldovan, \u201cOn the design of algorithms for VLSI systolic arrays,\u201dProceedings of the IEEE, vol. 71, 1983, pp. 113\u2013120.","journal-title":"Proceedings of the IEEE"},{"key":"BF00925116_CR4","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1145\/321406.321418","volume":"14","author":"R.M. Karp","year":"1967","unstructured":"R.M. Karp, R.E. Miller, and S. Winograd, \u201cThe organization of computations for uniform recurrence equations,\u201dJournal of the ACM, vol. 14, 1967, pp. 563\u2013590.","journal-title":"Journal of the ACM"},{"key":"BF00925116_CR5","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/0167-8191(90)90105-I","volume":"14","author":"Sanjay V. Rajopadhye","year":"1990","unstructured":"Sanjay V. Rajopadhye and Richard M. Fujimoto, \u201cSynthesizing systolic arrays from recurrence equations,\u201dParallel Computing, vol. 14, 1990, pp. 163\u2013189.","journal-title":"Parallel Computing"},{"key":"BF00925116_CR6","first-page":"23","volume":"2","author":"Peter R. Cappello","year":"1984","unstructured":"Peter R. Cappello and Kenneth Steiglitz, \u201cUnifying VLSI designs with linear transformations of space-time,\u201dAdvanced in Computing Research, vol. 2, 1984, pp. 23\u201365.","journal-title":"Advanced in Computing Research"},{"key":"BF00925116_CR7","first-page":"66","volume":"35","author":"G.J. Ki","year":"1985","unstructured":"G.J. Ki and B.W. Wah, \u201cDesign of optimal systolic arrays,\u201dIEEE Transactions on Computers, vol. C-35, 1985, pp. 66\u201377.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00925116_CR8","unstructured":"Jiwan Wong and Jean-Marc Delosme, \u201cOptimization of the processor count for systolic arrays\u201d, Technical Report YALEU-DCS-RR-697, Computer Science Dept., Yale University, May 1989."},{"key":"BF00925116_CR9","doi-asserted-by":"crossref","unstructured":"Xiaoxiong Zhong, Sanjay V. Rajopadhye, and Ivan Wong, \u201cSystematic generation of linear allocation functions in systolic array design,\u201dJournal of VLSI Signal Processing, to appear.","DOI":"10.1007\/BF00930641"},{"key":"BF00925116_CR10","doi-asserted-by":"crossref","unstructured":"Lothar Thiele, \u201cOn the design of piecewise regular processor arrays,\u201d InInternational Symposium on Circuits and Systems, IEEE Press, 1989, pp. 2239\u20132542.","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"BF00925116_CR11","volume-title":"VLSI Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung,VLSI Array Processors, Englewood Cliffs, NJ: Prentice Hall, 1988."},{"key":"BF00925116_CR12","unstructured":"Jichun Bu and Ed F. Deprettere, \u201cConverting sequential iterative algorithms to recurrent equations for automatic design of systolic arrays,\u201d InProceedings of ICASSP, 1988, pp. 2025\u20132028."},{"key":"BF00925116_CR13","doi-asserted-by":"crossref","unstructured":"P. Clauss, C. Mongenet, and G.R. Perin, \u201cCalculus of spaceoptimal mappings of systolic algorithms on processor arrays,\u201d In (S.Y. Kung and E. Swartzlander, eds.),International Conference on Application Specific Array Processing, Princeton, New Jersey, 1980, pp. 4\u201318.","DOI":"10.1109\/ASAP.1990.145438"},{"key":"BF00925116_CR14","volume-title":"Parallel algorithms for solving systems of linear equations and their mapping on systolic arrays","author":"K. Jainundunsing","year":"1989","unstructured":"K. Jainundunsing, \u201cParallel algorithms for solving systems of linear equations and their mapping on systolic arrays,\u201d Ph.D. thesis, Delft University of Technology, Electrical Engineering Department, Delft, The Netherlands January 1989."},{"key":"BF00925116_CR15","series-title":"Technical Report 90-23","volume-title":"Partitioning for array processors","author":"Alain Darte","year":"1990","unstructured":"Alain Darte and Jean-Marc Delosme, \u201cPartitioning for array processors,\u201d Technical Report 90-23, Laboratoire de I'Informatique du Parallelisme, Ecole Normale Superieure De Lyon, France, October 1990."},{"key":"BF00925116_CR16","first-page":"126","volume-title":"Systolic arrays processors, International Conference on Systolic Arrays","author":"Vincent Dongen Van","year":"1989","unstructured":"Vincent Van Dongen, \u201cQuasi-regular arrays: definition and design methodology,\u201d In (J. McCanny, J. McWhirter, and E. Swartzlander, eds.),Systolic arrays processors, International Conference on Systolic Arrays, Englewood Cliffs, NJ: Prentice Hall, 1989, pp. 126\u2013135."},{"key":"BF00925116_CR17","first-page":"271","volume-title":"Algorithms for VLSI Processor Arrays","author":"H.T. Kung","year":"1980","unstructured":"H.T. Kung and C.E. Leiserson,Algorithms for VLSI Processor Arrays, Reading, MA: Addison-Wesley, 1980, pp. 271\u2013292."},{"key":"BF00925116_CR18","volume-title":"Theory of Integer and Linear Programming","author":"A. Schrijver","year":"1988","unstructured":"A. Schrijver,Theory of Integer and Linear Programming, New York: Wiley and Sons, 1988."},{"key":"BF00925116_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4684-6894-6","volume-title":"Dependence Analysis for Supercomputing","author":"Utpal Benerjee","year":"1988","unstructured":"Utpal Benerjee,Dependence Analysis for Supercomputing, Boston: Kluwer Academic Publishers, 1988."},{"key":"BF00925116_CR20","doi-asserted-by":"crossref","unstructured":"Sailesh Rao and Thomas Kailath, \u201cWhat is a systolic algorithm,\u201d InSPIE Proceedings, Highly Parallel Signal Processing Architectures, Los Angeles, CA, 1986, pp. 34\u201348.","DOI":"10.1117\/12.960497"},{"key":"BF00925116_CR21","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/BF02253318","volume":"34","author":"Gunter Rote","year":"1985","unstructured":"Gunter Rote, \u201cA systolic array algorithm for the algebraic path problem (shortest paths; matrix inversion),\u201dComputing, vol. 34, 1985, pp. 191\u2013219.","journal-title":"Computing"},{"key":"BF00925116_CR22","doi-asserted-by":"crossref","unstructured":"J. Bu, E.F. Deprettere, and P. Dewilde, \u201cA design methodology for fixed-size systolic arrays,\u201d In (S.Y. Kung and E. Swartzlander, eds.),International Conference on Application Specific Array Processing, Princeton, New Jersey, 1990, pp. 591\u2013602.","DOI":"10.1109\/ASAP.1990.145495"},{"key":"BF00925116_CR23","doi-asserted-by":"crossref","unstructured":"Xiaoxiong Zhong and Sanjay V. Rajopadhye, \u201cSynthesizing efficient systolic arrays,\u201d InIEEE International Conference on Acoustics, Speech and Signal Processing, Toronto, Canada, 1991.","DOI":"10.1109\/ICASSP.1991.150618"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925116.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00925116\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T05:15:06Z","timestamp":1734844506000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00925116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,5]]},"references-count":23,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1992,5]]}},"alternative-id":["BF00925116"],"URL":"https:\/\/doi.org\/10.1007\/bf00925116","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1992,5]]}}}