{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:45:45Z","timestamp":1742798745938},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1992,5,1]],"date-time":"1992-05-01T00:00:00Z","timestamp":704678400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1992,5]]},"DOI":"10.1007\/bf00925121","type":"journal-article","created":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T12:00:21Z","timestamp":1104580821000},"page":"177-198","source":"Crossref","is-referenced-by-count":31,"title":["High-speed VLSI arithmetic processor architectures using hybrid number representation"],"prefix":"10.1007","volume":"4","author":[{"given":"H. R.","family":"Srinivas","sequence":"first","affiliation":[]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1992,5,1]]},"reference":[{"key":"BF00925121_CR1","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/TCS.1987.1086048","volume":"34","author":"K.K. Parhi","year":"1987","unstructured":"K.K. Parhi and D.G. Messerschmitt, \u201cConcurrent cellular VLSI adaptive filter architectures,\u201dIEEE Transactions on Circuits and Systems, vol. CAS-34, October 1987, pp. 1141\u20131151.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"BF00925121_CR2","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/31.75394","volume":"38","author":"K.K. Parhi","year":"1991","unstructured":"K.K. Parhi, \u201cA systematic approach for design of digit serial signal processing architectures,\u201dIEEE Transactions on Circuits and Systems, vol. 38, April 1991, pp. 358\u2013375.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"BF00925121_CR3","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A. Avizienis","year":"1961","unstructured":"A. Avizienis, \u201cSigned digit number representation for fast parallel arithmetic,\u201dIRE Transactions on Electronic Computers, vol. EC-10, 1961, pp. 389\u2013400.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"BF00925121_CR4","first-page":"267","volume-title":"Computer Arithmetic: Principles, architecture, and design","author":"K. Hwang","year":"1979","unstructured":"K. Hwang,Computer Arithmetic: Principles, architecture, and design, NY: Wiley, 1979, pp. 267\u2013360."},{"key":"BF00925121_CR5","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/4.102670","volume":"25","author":"A. Vandemeulebroecke","year":"1990","unstructured":"A. Vandemeulebroecke, E. Vanzieleghme, T. Denayer, P.G.A. Jespers, \u201cA new carry-free division algorithm and its application to a single-chip 1024-b RSA Processor,\u201dIEEE Journal of Solid-State Circuits, vol. 25, 1990, pp. 748\u2013756.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"BF00925121_CR6","doi-asserted-by":"crossref","unstructured":"S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Taniguchi, and N. Takagi, \u201cDesign of high speed MOS multiplier and divider using redundant binary representation,\u201d inProc. 8th IEEE Symp. Computer Arithmetic, 1987, pp. 80\u201386.","DOI":"10.1109\/ARITH.1987.6158706"},{"key":"BF00925121_CR7","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, and T. Lang, \u201cA division algorithm with prediction of quotient digits,\u201dProc. of 7th IEEE Symp. on Computer Arithmetic, 1985, pp. 51\u201356.","DOI":"10.1109\/ARITH.1985.6158946"},{"key":"BF00925121_CR8","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/BF02427792","volume":"1","author":"M.D. Ercegovac","year":"1989","unstructured":"M.D. Ercegovac, and T. Lang, \u201cFast Radix-2 division with quotient-digit prediction,\u201dJournal of VLSI Signal Processing, vol. 1, 1989, pp. 169\u2013180; vol. C-36, 1987.","journal-title":"Journal of VLSI Signal Processing"},{"key":"BF00925121_CR9","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, T. Lang, and R. Modiri, \u201cImplementation of fast Radix-4 division with operands scaling,\u201dProc. of the IEEE 9th Symp. on Computer Arithmetic, 1988, pp. 486\u2013489.","DOI":"10.1109\/ICCD.1988.25748"},{"key":"BF00925121_CR10","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, and T. Lang, \u201cOn the fly conversion of redundant into conventional representations,\u201dIEEE Transactions on Computer, vol. C-36, 1987.","DOI":"10.1109\/TC.1987.1676986"},{"key":"BF00925121_CR11","unstructured":"E.E. Swartzlander Jr., ed., \u201cCompuer arithemtic,\u201dIEEE Computer Society Press Tutorial, vol. 1 1990."},{"key":"BF00925121_CR12","unstructured":"E.E. Swartzlander, Jr., ed., \u201cComputer arithmetic,\u201dIEEE Computer Aided Society Press Tutorial, vol. 2 1990."},{"key":"BF00925121_CR13","doi-asserted-by":"crossref","unstructured":"Srinivas H.R., and K.K. Parhi, \u201cHigh-speed VLSI processor architectures using hybrid number representation,\u201dIEEE, Proceedings of International Conference on Computer Design: VLSI in Computers and Processors, 1991, Cambridge, MA, pp. 564\u2013571.","DOI":"10.1109\/ICCD.1991.139974"},{"key":"BF00925121_CR14","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF00932062","volume":"1","author":"S.C. Knowles","year":"1989","unstructured":"S.C. Knowles, J.G. McWhirther, R.F. Woods, and J.V. McCanny, \u201cBit level systolic architectures for high performance IIR filtering,\u201dJournal of VLSI Signal Processing, vol. 1, 1989, pp. 9\u201324.","journal-title":"Journal of VLSI Signal Processing"},{"key":"BF00925121_CR15","doi-asserted-by":"crossref","unstructured":"M.J. Irwin and R.M. Owens, \u201cDesign issues in digit-serial signal processors,\u201d inProc. of IEEE international symposium on circuits and systems, 1989, Portland, Oregon, pp. 441\u2013444.","DOI":"10.1109\/ISCAS.1989.100385"},{"key":"BF00925121_CR16","doi-asserted-by":"crossref","unstructured":"J.E. Robertson, \u201cA new class of digital division methods,\u201dIRE Trans. on Electronic Computers, 1958, pp. 88\u201392.","DOI":"10.1109\/TEC.1958.5222579"},{"key":"BF00925121_CR17","volume-title":"Principles of CMOS VLSI Design: A Systems Perspective","author":"N.H.E. Weste","year":"1988","unstructured":"N.H.E. Weste, and K. Eshraghian,Principles of CMOS VLSI Design: A Systems Perspective, Reading, MA: Addison-Wesley, 1988."},{"key":"BF00925121_CR18","unstructured":"LSI Logic Corporation,CMOS Macrocell Manual, 2nd edition, 1985."},{"key":"BF00925121_CR19","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1109\/JSSC.1986.1052543","volume":"21","author":"T.G. Noll","year":"1986","unstructured":"T.G. Noll, D.S. Lansiedel, H. Klar, and G. Enders, \u201cA pipelined 330 MHz multiplier,\u201dIEEE Journal of Solid State Circuits, vol. SC-21, 1986, pp. 411\u2013416.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"BF00925121_CR20","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1109\/JSSC.1986.1052564","volume":"21","author":"M. Hatamian","year":"1986","unstructured":"M. Hatamian and G.L. Cash, \u201cA 70-MHz 8-bit\u00d78-bit parallel pipelined multipler in 2.5 \u03bcm CMOS,\u201dIEEE Journal of Solid State Circuits, vol. SC-21, 1986, pp. 505\u2013513.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"BF00925121_CR21","doi-asserted-by":"crossref","first-page":"1192","DOI":"10.1109\/PROC.1987.13872","volume":"75","author":"M. Hatamian","year":"1987","unstructured":"M. Hatamian and G.L. Cash, \u201cParallel bit-level pipelined VLSI designs for high-speed signal processing,\u201dProceedings of the IEEE, vol. 75, 1987, pp. 1192\u20131202.","journal-title":"Proceedings of the IEEE"},{"key":"BF00925121_CR22","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac and T. Lang, \u201cFast multiplication without carrypropagate addition,\u201dIEEE Transactions on Computers, vol. 39, 1990.","DOI":"10.1109\/12.61047"},{"key":"BF00925121_CR23","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C.S. Wallace","year":"1964","unstructured":"C.S. Wallace, \u201cA suggestion for a fast multiplier,\u201dIEEE Transactions on Electronic Computers, vol. EC-13, 1964, pp. 14\u201317.","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"BF00925121_CR24","doi-asserted-by":"crossref","unstructured":"S.H. Unger, \u201cTree realizations of iterative circuits,\u201dIEEE Transactions on Computers, vol. C-26, 1977.","DOI":"10.1109\/TC.1977.1674846"},{"key":"BF00925121_CR25","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/JSSC.1987.1052667","volume":"22","author":"Y. Harata","year":"1987","unstructured":"Y. Harata, Y. Nakamura, et al., \u201cA high-speed multiplier using redundant binary adder tree,\u201dIEEE Journal of Solid-State Circuits, vol. SC-22, 1987, pp. 28\u201334.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925121.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00925121\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T03:58:41Z","timestamp":1586059121000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00925121"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,5]]},"references-count":25,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1992,5]]}},"alternative-id":["BF00925121"],"URL":"https:\/\/doi.org\/10.1007\/bf00925121","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1992,5]]}}}