{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T05:40:03Z","timestamp":1734846003875,"version":"3.32.0"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1996,11,1]],"date-time":"1996-11-01T00:00:00Z","timestamp":846806400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1996,11]]},"DOI":"10.1007\/bf00925496","type":"journal-article","created":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T11:59:35Z","timestamp":1104580775000},"page":"125-156","source":"Crossref","is-referenced-by-count":4,"title":["VHDL-based rapid system prototyping"],"prefix":"10.1007","volume":"14","author":[{"given":"T.","family":"Egolf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Pettigrew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"DeBardelaben","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Hezar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Famorzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kavipurapu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan-Rong","family":"Dung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Balemarthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Desai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Madisetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1996,11,1]]},"reference":[{"key":"BF00925496_CR1","doi-asserted-by":"crossref","unstructured":"M.A. Richards, \u201cThe rapid prototyping of application specific signal processors (RASSP) program: Overview and accomplishments,\u201dProceedings 1st Annual RASSP Conference, Arlington, VA, Aug. 1994, pp. 1\u20138. URL: http:\/\/rassp.scra.org\/public\/confs\/1st\/papers.html#RASSP P.","DOI":"10.4271\/942550"},{"key":"BF00925496_CR2","unstructured":"W. Hood, M. Hoffman, J. Malley et al., \u201cRASSP program overview,\u201dProceedings 2nd Annual RASSP conference, Arlington, VA, July 24\u201327, 1995, pp. 1\u201318. URL: http:\/\/ rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR3","unstructured":"J.E. Saultz, \u201cLockheed Martin advanced technology laboratories RASSP second year overview,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 19\u201331. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html# saultz."},{"key":"BF00925496_CR4","unstructured":"V. Madisetti, J. Corley, and G. Shaw, \u201cRapid prototyping of application-specific signal processors: Educator\/facilitator current practice (1993) model and challenges,\u201dProceedings 2nd Annual RASSP Conference, July 1995. URL: http:\/\/rassp. scra.org\/public\/confs\/2nd\/papers.html#current."},{"key":"BF00925496_CR5","doi-asserted-by":"crossref","unstructured":"V.K. Madisetti and T.W. Egolf, \u201cVirtual prototyping of embedded microcontroller-based DSP systems,\u201dIEEE Micro, Oct. 1995.","DOI":"10.1109\/40.464577"},{"key":"BF00925496_CR6","unstructured":"ANSI\/IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual (1-55937-376-8), Order Number [SH16840]."},{"key":"BF00925496_CR7","doi-asserted-by":"crossref","unstructured":"D. Thomas, J. Adams, and H. Schmit, \u201cA model and methodology for hardware-software codesign,\u201dIEEE Design & Test of Computers, pp. 6\u201315, Sept. 1993.","DOI":"10.1109\/54.232468"},{"key":"BF00925496_CR8","doi-asserted-by":"crossref","unstructured":"S. Kumar, J. Aylor, B. Johnson, and W. Wulf, \u201cA frame work for hardware\/software codesign,\u201dComputer, pp. 39\u201345, Dec. 1993.","DOI":"10.1109\/2.247650"},{"key":"BF00925496_CR9","doi-asserted-by":"crossref","unstructured":"R. Gupta and G. De Micheli, \u201cHardware-software cosynthesis for digital systems,\u201dIEEE Design & Test of Computers, Sept. 1993.","DOI":"10.1109\/54.232470"},{"key":"BF00925496_CR10","doi-asserted-by":"crossref","unstructured":"A. Kalavade and E. Lee, \u201cA hardware-software codesign methodology for DSP applications,\u201dIEEE Design & Test of Computers, pp. 16\u201328, Sept. 1993.","DOI":"10.1109\/54.232469"},{"key":"BF00925496_CR11","doi-asserted-by":"crossref","unstructured":"A. Kalavade and E. Lee, \u201cA global criticality\/local phase driven algorithm for the constrained hardware\/software partitioning problem,\u201dProc. of the Third International Workshop on Hardware\/Software Codesign, Sept. 1994","DOI":"10.1109\/HSC.1994.336724"},{"key":"BF00925496_CR12","doi-asserted-by":"crossref","unstructured":"T. Ismail and A. Jerraya, \u201cSynthesis steps and design models for codesign,\u201dComputer, pp. 44\u201352, Feb. 1995.","DOI":"10.1109\/2.347999"},{"key":"BF00925496_CR13","doi-asserted-by":"crossref","unstructured":"D. Gajski and F. Vahid, \u201cSpecification and design of embedded hardware-software systems,\u201dIEEE Design & Test of Computers, pp. 53\u201367, Spring 1995.","DOI":"10.1109\/54.350695"},{"key":"BF00925496_CR14","unstructured":"J. DeBardelaben and V. Madisetti, \u201cHardware\/software codesign for signal processing systems\u2014A survery and new results,\u201dProc. of the 29th Annual Asilomar Conference on Signals, Systems, and Computers, Nov. 1995."},{"key":"BF00925496_CR15","unstructured":"IEEE Std. 1164-1993 IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164) (1-55937-299-0), Order Number [SH16097]."},{"key":"BF00925496_CR16","unstructured":"C. Hein, T. Carpenter, P. Kalutkiewicz, and V. Madisetti, \u201cRASSP VHDL modeling terminology and taxonomy\u2014Revision 1.0,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 273\u2013281. URL: http:\/\/ rassp.scra.org\/public\/confs\/2nd\/papers.html#axonomy."},{"key":"BF00925496_CR17","unstructured":"A.H. Anderson et al., \u201cVHDL executable requirements,\u201dProceedings 1st Annual RASSP Conference, Arlington, VA, Aug., 1994, pp. 87\u201390. URL:http:\/\/rassp.scra.org\/public\/confs\/1st\/papers.html#VER."},{"key":"BF00925496_CR18","doi-asserted-by":"crossref","unstructured":"G.A. Shaw and A.H. Anderson, \u201cExecutable requirements: Opportunities and impediments,\u201dIEEE Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, Atlanta, GA, May 7\u201310, 1996. pp. 1232\u20131235.","DOI":"10.1109\/ICASSP.1996.543589"},{"key":"BF00925496_CR19","unstructured":"G.A. Frank, J.R. Armstrong, and F.G. Gray, \u201cSupport for modelyear upgrades in VHDL test benches,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 211\u2013215. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR20","unstructured":"ISO\/IEC 11172, \u201cInformation technology\u2014Coding of moving picture and associated audio for digital storage media at up to about 1.5 Mbit\/s,\u201d 1993."},{"key":"BF00925496_CR21","unstructured":"L.A. Rowe, K. Patel et al., \u201cmpeg_encode\/mpeg_play,\u201d Version 1.0, available via anonymous ftp at ftp:\/\/mm-ftp.cs.berkeley.edu\/pub\/multimedia\/mpeg\/bmt1r1.tar.gz, Computer Science Department-EECS University of California at Berkeley, May, 1995."},{"key":"BF00925496_CR22","unstructured":"ISO\/IEC 13818, Coding of Moving Pictures and Associated Audio, Nov. 1993."},{"key":"BF00925496_CR23","doi-asserted-by":"crossref","unstructured":"O. Tanir and others, \u201cA specification-driven architectural design environment,\u201dComputer, pp. 26\u201335, June 1995.","DOI":"10.1109\/2.386983"},{"key":"BF00925496_CR24","doi-asserted-by":"crossref","unstructured":"F. Vahid and others, \u201cSpecCharts: A VHDL front-end for embedded systems,\u201dIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 694\u2013706, June 1995.","DOI":"10.1109\/43.387730"},{"key":"BF00925496_CR25","unstructured":"T.W. Egolf, S. Famorzadeh, and V.K. Madisetti, \u201cFixed-point codesign in DSP,\u201dVLSI Signal Processing Workshop, Vol. 8, Fall 1994."},{"key":"BF00925496_CR26","unstructured":"Naval Research Laboratory, \u201cProcessing graph method tutorial,\u201d Jan. 8, 1990."},{"key":"BF00925496_CR27","unstructured":"C.R. Robbins, \u201cAutocoding in Lockheed Martin ATL-Camden RASSP hardware\/software codesign,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, pp. 129\u2013133, URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR28","doi-asserted-by":"crossref","unstructured":"C.R. Robbins, \u201cAutocoding: An enabling technology for rapid prototyping,\u201dIEEE Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, rassp.scar.org\/public\/confs\/2nd\/papers.html.","DOI":"10.1109\/ICASSP.1996.543596"},{"key":"BF00925496_CR29","unstructured":"System-Level Design Methodology For Embedded Signal Processors, URL: http:\/\/ptolemy.eecs.berkeley.edu\/ptolemyrassp.-html."},{"key":"BF00925496_CR30","unstructured":"Publications of the DSP Design Group and the Ptolemy Project, URL: http:\/\/ptolemy.eecs.berkeley.edu\/papers\/publications.html\/index.html."},{"key":"BF00925496_CR31","volume-title":"Software Engineering Economics","author":"B. Boehm","year":"1981","unstructured":"B. Boehm,Software Engineering Economics, Prentice-Hall Inc., Englewood Cliffs, NJ, 1981."},{"key":"BF00925496_CR32","doi-asserted-by":"crossref","unstructured":"V. Madisetti and T. Egolf, \u201cVirtual prototyping of embedded microcontroller-based DSP systems.\u201dIEEE Micro, Oct. 1995.","DOI":"10.1109\/40.464577"},{"key":"BF00925496_CR33","unstructured":"U.S. Air Force Analysis Agency,REVIC Software Cost Estimating Model User's Manual Version 9.2, Dec. 1994."},{"key":"BF00925496_CR34","doi-asserted-by":"crossref","unstructured":"C. Fey, \u201cCustom LSI\/VLSI chip design productivity,\u201dIEEE Uournal of Solid-State Circuits, Vol. sc-20, No. 2, April 1985.","DOI":"10.1109\/JSSC.1985.1052343"},{"key":"BF00925496_CR35","doi-asserted-by":"crossref","unstructured":"D. Paraskevopoulos and C. Fey, \u201cStudies in LSI technology economics III: Design schedules for application-specific integrated circuits,\u201dIEEE Journal of Solid-State Circuits, Vol. sc-22, No. 2, April 1987.","DOI":"10.1109\/JSSC.1987.1052706"},{"key":"BF00925496_CR36","doi-asserted-by":"crossref","unstructured":"J. Liu, \u201cDetailed model shows FPGAs' true costs,\u201dEDN, pp. 153\u2013158, May 11, 1995.","DOI":"10.1016\/S0749-0690(18)31007-3"},{"key":"BF00925496_CR37","volume-title":"Release 2.25 GAMS: A User's Guide","author":"A. Brooke","year":"1992","unstructured":"A. Brooke, D. Kendrick, and A. Meeraus,Release 2.25 GAMS: A User's Guide, Boyd & Fraser, Danvers, MA, 1992."},{"issue":"No. 1","key":"BF00925496_CR38","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1287\/opre.40.1.S109","volume":"40","author":"M. Oral","year":"1992","unstructured":"M. Oral and O. Kettani, \u201cA linearization procedure for quadratic and cubic mixed-integer problems,\u201dOperations Research, Vol. 40, No. 1, pp. 109\u2013116, 1992.","journal-title":"Operations Research"},{"key":"BF00925496_CR39","unstructured":"F. Rose, T. Steeves, and T. Carpenter, \u201cVHDL performance modeling,\u201dProceedings 1st Annual RASSP Conference, Arlington, VA, Aug. 1994, pp. 60\u201370. URL: http:\/\/rassp.scra. org\/public\/confs\/1st\/papers.html#VHDL P."},{"key":"BF00925496_CR40","unstructured":"C. Hein and D. Nasoff, \u201cVHDL-based performance modeling and virtual prototyping,\u201dProceedings 1st Annual RASSP Conference, Arlington, VA, July 24\u201327, pp. 87\u201394, 1995. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR41","unstructured":"T. Steeves, F. Rose, T. Carpenter, J. Shackleton, and O. von der Hoff, \u201cEvaluating distributed multiprocessor design,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 95\u2013101. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR42","unstructured":"H. Commissariat, F. Gray, J. Armstrong, and G. Frank, \u201cDeveloping re-usable performance models for rapid evaluation of computer architectures running DSP algorithms,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 103\u2013108. URL: http:\/\/rassp. scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR43","doi-asserted-by":"crossref","unstructured":"P.M. Athanas and A.L. Abbott, \u201cReal-time image processing on a custom computing platform,\u201dComputer, pp. 16\u201324, Feb., 1995.","DOI":"10.1109\/2.347995"},{"key":"BF00925496_CR44","volume-title":"VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis","author":"V.K. Madisetti","year":"1995","unstructured":"V.K. Madisetti,VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis, IEEE Press, Piscataway, NJ, 1995."},{"key":"BF00925496_CR45","unstructured":"R.H. Paulson, \u201cKindling: A RASSP application case study,\u201dProceedings 2nd Annual RASSP Conference, Arlington, VA, July 24\u201327, 1995, pp. 79\u201385. URL: http:\/\/rassp.scra. org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR46","unstructured":"Vahey Michael et al., \u201cReal time IRST development using RASSP methodology and process,\u201dProceedings 2nd Annual RASSP Conference, July 24\u201327, 1995, pp. 45\u201351. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."},{"key":"BF00925496_CR47","unstructured":"T. Egolf, V. Madisetti, S. Famorzadeh, and P. Kalutkiewicz, \u201cExperiences with VHDL models of COTS RISC processors in virtual prototyping for complex systems synthesis,\u201dProceedings of the VHDL International Users' Forum (VIUF), San Diego, Spring 1995."},{"key":"BF00925496_CR48","unstructured":"E.A. Rundquist, \u201cRASSP benchmark 1: Virtual prototyping of a synthetic aperture radar processor,\u201dProceedings 2nd Annual RASSP Conference, July 24\u201327, 1995, pp. 169\u2013175. URL: http:\/\/rassp.scra.org\/public\/confs\/2nd\/papers.html."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925496.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00925496\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00925496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T05:15:33Z","timestamp":1734844533000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00925496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,11]]},"references-count":48,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,11]]}},"alternative-id":["BF00925496"],"URL":"https:\/\/doi.org\/10.1007\/bf00925496","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1996,11]]}}}