{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T18:44:52Z","timestamp":1761936292459,"version":"build-2065373602"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1991,6]]},"DOI":"10.1007\/bf00927836","type":"journal-article","created":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T18:26:24Z","timestamp":1104603984000},"page":"77-92","source":"Crossref","is-referenced-by-count":39,"title":["Control generation in the design of processor arrays"],"prefix":"10.1007","volume":"3","author":[{"given":"J\u00fcrgen","family":"Teich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1991,6,1]]},"reference":[{"key":"BF00927836_CR1","unstructured":"H. Kung, \u201cLet's design algorithms for VLSI system,\u201d inProc. Caltech Conf. on VLSI, 1979, pp. 65\u201390."},{"key":"BF00927836_CR2","volume-title":"VLSI Processor Arrays","author":"S.Y. Kung","year":"1987","unstructured":"S.Y. Kung,VLSI Processor Arrays. Englewood Cliffs, NJ: Prentice Hall, 1987."},{"key":"BF00927836_CR3","unstructured":"H. Kung and C. Leiserson, \u201cSystolic arrays for VLSI,\u201d inSIAM Sparse Matrix Proceedings, Philadelphia, 1978, pp. 245\u2013282."},{"key":"BF00927836_CR4","doi-asserted-by":"crossref","unstructured":"U. Schwiegelshohn and L. Thiele, \u201cOne- and two-dimensional arrays for least squares problems,\u201d inIEEE Conf. on Acoust. Speech Signal Processing, Dallas, 1987, pp. 791\u2013794.","DOI":"10.1109\/ICASSP.1987.1169583"},{"key":"BF00927836_CR5","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1016\/0743-7315(87)90041-4","volume":"4","author":"U. Schweigelshohn","year":"1987","unstructured":"U. Schweigelshohn and L. Thiele, \u201cA systolic array for cyclicby-rows Jacobi algorithms,\u201dJ. on Parallel and Distributed Computing, vol. 4, 1987, pp. 334\u2013340.","journal-title":"J. on Parallel and Distributed Computing"},{"key":"BF00927836_CR6","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1016\/0743-7315(89)90050-6","volume":"7","author":"U. Schwiegelshohn","year":"1989","unstructured":"U. Schwiegelshohn and L. Thiele, \u201cLinear processor arrays for matrix computations,\u201dJ. on Parallel and Distributed Computing, vol. 7, 1989, pp. 28\u201339.","journal-title":"J. on Parallel and Distributed Computing"},{"key":"BF00927836_CR7","unstructured":"L. Thiele, \u201cComputational arrays for Jacobi algorithms,\u201d inSVD and Signal Processing, North Holland Pub., 1988, pp. 369\u2013383."},{"key":"BF00927836_CR8","unstructured":"L. Guibas, H. Kung, and C. Thompson, \u201cDirect VLSI implementation of combinatorial algorithms,\u201d inProc. Conf. on VLSI: Architecture, Design and Fabrication, 1979, pp. 509\u2013525."},{"key":"BF00927836_CR9","unstructured":"M. Huber, \u201cA systolic processor chip dedicated to the shortest path problem,\u201d inProceedings of COMPEURO 87, Hamburg, 1987, pp. 500\u2013501."},{"key":"BF00927836_CR10","doi-asserted-by":"crossref","unstructured":"U. Schwiegelshohn and L. Thiele, \u201cA systolic array for the assignment problem,\u201dIEEE Trans. Computers, 1988, pp. 1422\u20131425.","DOI":"10.1109\/12.8709"},{"key":"BF00927836_CR11","unstructured":"S.K. Rao and T. Kailath, \u201cSystematic design of special purpose processor arrays,\u201dProceedings of the IEEE, 1987."},{"key":"BF00927836_CR12","doi-asserted-by":"crossref","unstructured":"P. Quinton, \u201cAutomatic synthesis of systolic arrays from uniform recurrent equations,\u201d inThe IEEE\/ACM 11th Annual Int'l Symp. on Computer Architecture, Ann Arbor, MI, 1984, pp. 208\u2013214.","DOI":"10.1145\/800015.808184"},{"key":"BF00927836_CR13","unstructured":"S.K. Rao, Regular iterative algorithms and their implementations on processor arrays. PhD thesis, Stanford University, 1985."},{"key":"BF00927836_CR14","doi-asserted-by":"crossref","unstructured":"W.L. Miranker and A. Winkler, \u201cSpace-time representation of computational structures,\u201dComputing, 1984, pp. 93\u2013114.","DOI":"10.1007\/BF02253685"},{"key":"BF00927836_CR15","doi-asserted-by":"crossref","unstructured":"D.I. Moldovan, \u201cOn the design of algorthms for VLSI systolic arrays,\u201dProceedings of the IEEE, 1983, pp. 113\u2013120.","DOI":"10.1109\/PROC.1983.12532"},{"key":"BF00927836_CR16","doi-asserted-by":"crossref","unstructured":"J. Annevelink and P. Dewilde, \u201cHIFI: A functional design system for VLSI processing arrays,\u201d inProc. Int'l Conf. on Systolic Arrays, San Diego, 1988, pp. 433\u2013452.","DOI":"10.1109\/ARRAYS.1988.18081"},{"key":"BF00927836_CR17","doi-asserted-by":"crossref","unstructured":"L. Thiele, \u201cOn the hierarchical design of VLSI processor arrays,\u201d inIEEE Symp. on Circuits and Systems, Helsinki, 1988, pp. 2517\u20132520.","DOI":"10.1109\/ISCAS.1988.15454"},{"key":"BF00927836_CR18","unstructured":"A. Benani and Y. Robert, \u201cSpacetime-minimal systolic arrays for Gaussian elimination and the Algebraic Path Problem,\u201d Report from the Ecole Normale Superieure de Lyon, vol. 9, 1990."},{"key":"BF00927836_CR19","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF02427796","volume":"1","author":"J. Hwang","year":"1989","unstructured":"J. Hwang and S. Kunk, \u201cParallel Algorithms\/Architectures for Neural Networks,\u201dJournal of VLSI Signal Processing, vol. 1, 1989, pp. 221\u2013251.","journal-title":"Journal of VLSI Signal Processing"},{"key":"BF00927836_CR20","unstructured":"M. Chen and K. Yao, \u201cOn realization and implementation of Kalman filtering systolic arrays,\u201d inProceedings of John Hopkins Workshop, 1987."},{"key":"BF00927836_CR21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"35","author":"D.I. Moldovan","year":"1986","unstructured":"D.I. Moldovan and R.A.B. Fortes, \u201cPartitioning and mapping of algorithms into fixed size systolic arrays,\u201dIEEE Trans. Computers, Vol. C-35, 1986, pp. 1\u201312.","journal-title":"IEEE Trans. Computers"},{"key":"BF00927836_CR22","doi-asserted-by":"crossref","unstructured":"H. Nelis, E.F. Deprettere, and J. Bu, \u201cAutomatic design and partitioning of algorithms for VLSI systolic\/wavefront arrays,\u201d inProc. SPIE Conference, San Diego, 1987.","DOI":"10.1117\/12.942041"},{"key":"BF00927836_CR23","doi-asserted-by":"crossref","unstructured":"Y.Wong and J.M. Delosme, \u201cBroadcase removal in systolic algorithms,\u201d inProc. of Int'l Conf. on Systolic Arrays, San Diego, 1988, pp. 403\u2013412.","DOI":"10.1109\/ARRAYS.1988.18080"},{"key":"BF00927836_CR24","first-page":"459","volume-title":"VLSI Signal Processing III","author":"V. Roychowdhury","year":"1989","unstructured":"V. Roychowdhury, L. Thiele, S.K. Rao, and T. Kailath, \u201cOn the localization of algorithms for VLSI processor arrays,\u201d inVLSI Signal Processing III, New York: IEEE Press, 1989, pp. 459\u2013470."},{"key":"BF00927836_CR25","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/ASAP.1990.145440","volume-title":"Application Specific Array Processors","author":"J. Bu","year":"1990","unstructured":"J. Bu, L. Thiele, and E. Deprettere, \u201cSystolic array implementation of nested loop programs,\u201d inApplication Specific Array Processors, Princeton, NJ: IEEE Computer Society Press, 1990, pp. 31\u201343."},{"key":"BF00927836_CR26","doi-asserted-by":"crossref","unstructured":"L. Thiele, \u201cOn the design of piecewise regular processor arrays,\u201d inProc. IEEE Symp. on Circuits and Systems, Portland, 1989, pp. 2239\u20132242.","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"BF00927836_CR27","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1016\/0743-7315(89)90057-9","volume":"7","author":"D. Smitley","year":"1989","unstructured":"D. Smitley and I. Lee, \u201cSynthesizing Minimum Total Expansion Topologies for Reconfigurable Interconnection Networks,\u201dJournal of Parallel an Distributed Computing, vol. 7, 1989, pp. 178\u2013199.","journal-title":"Journal of Parallel an Distributed Computing"},{"key":"BF00927836_CR28","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/0743-7315(89)90043-9","volume":"6","author":"I. Schierson","year":"1989","unstructured":"I. Schierson and S. Ilgen, \u201cA Reconfigurable Fully Parallel Associative Processor,\u201dJournal of Parallel and Distributed Computing, vol. 6, 1989, pp. 69\u201389.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"BF00927836_CR29","doi-asserted-by":"crossref","unstructured":"C.H. Chu, \u201cA Model for an Intelligent Operating System for Executing Image Understanding Tasks on a Reconfigurable Architecture,\u201dJournal of Parallel and Distributed Computing, vol. 6, 89, pp. 598\u2013622.","DOI":"10.1016\/0743-7315(89)90008-7"},{"key":"BF00927836_CR30","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/2.48799","volume":"23","author":"M. Chean","year":"1990","unstructured":"M. Chean and J. Fortes, \u201cA Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays,\u201dComputer, vol. 23, 1990, pp. 55\u201369.","journal-title":"Computer"},{"key":"BF00927836_CR31","unstructured":"P. Frison, D. Lavenier, H. Leverge, and P. Quinton, \u201cMICS-MACS: A VLSI Programmable Systolic Architecture,\u201d inProc. Int. Conf. Systolic Arrays, 1989, pp. 146\u2013155."},{"key":"BF00927836_CR32","unstructured":"O. Menzilcioglu, H.T. Kung, and S.W. Song, \u201cA Highly Configurable Architecture for Systolic Arrays of Powerful Processors,\u201d inProc. Int. Conf. Systolic Arrays, 1989, pp. 165\u2013165."},{"key":"BF00927836_CR33","doi-asserted-by":"crossref","unstructured":"L. Snyder, \u201cIntroduction to the Configurable, Highly Parallel Computer,\u201dComputer, 1982, pp. 47\u201356.","DOI":"10.1109\/MC.1982.1653826"},{"key":"BF00927836_CR34","volume-title":"Proceedings Parallel Computing","author":"M. Kunde","year":"1985","unstructured":"M. Kunde, H.W. Lang, M. Schimmler, and H. Schroeder, \u201cThe Instruction Systolic Array and its relation to other models of Parallel Computers,\u201d inProceedings Parallel Computing, North-Holland Amsterdam, 1985."},{"key":"BF00927836_CR35","doi-asserted-by":"crossref","unstructured":"S. Rajopadhye and R. Fujimoto, \u201cSystolic array synthesis by static analysis of program dependencies,\u201d inProc. of Parallel Architectures and Languages Europe J. Bakker, A. Nijman, and P. Treleaven, eds.), Springer Verlag, 1987, pp. 295\u2013310.","DOI":"10.1007\/3-540-17943-7_135"},{"key":"BF00927836_CR36","volume-title":"Parallel Program Design","author":"K. Chandy","year":"1988","unstructured":"K. Chandy and J. Misra,Parallel Program Design, Reading, MA: Addison-Wesley, 1988."},{"key":"BF00927836_CR37","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/5.4402","volume":"6","author":"S.K. Rao","year":"1988","unstructured":"S.K. Rao and T. Kailath, \u201cRegular iterative algorithms and their implementations on processor arrays,\u201dProceedings of the IEEE, vol. 6, 1988, pp. 259\u2013282.","journal-title":"Proceedings of the IEEE"},{"key":"BF00927836_CR38","doi-asserted-by":"crossref","unstructured":"M. Huber, J. Teich, and L. Thiele, \u201cDesign of configurable processor arrays (invited paper),\u201c inProc. IEEE Int. Symp. Circuits and Systems, New Orleans, 1990, pp. 970\u2013973.","DOI":"10.1109\/ISCAS.1990.112262"},{"key":"BF00927836_CR39","doi-asserted-by":"crossref","DOI":"10.1002\/9781118627372","volume-title":"Interger and combinatorial optimization","author":"G. Nemhauser","year":"1988","unstructured":"G. Nemhauser and L. Wolsey, Interger and combinatorial optimization, New York: John Wiley, 1988."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00927836.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00927836\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00927836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T05:53:25Z","timestamp":1734846805000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00927836"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,6]]},"references-count":39,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1991,6]]}},"alternative-id":["BF00927836"],"URL":"https:\/\/doi.org\/10.1007\/bf00927836","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1991,6]]}}}