{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T10:40:16Z","timestamp":1734864016570,"version":"3.32.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1996,8,1]],"date-time":"1996-08-01T00:00:00Z","timestamp":838857600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1996,8]]},"DOI":"10.1007\/bf00930666","type":"journal-article","created":{"date-parts":[[2005,1,2]],"date-time":"2005-01-02T18:27:25Z","timestamp":1104690445000},"page":"37-56","source":"Crossref","is-referenced-by-count":8,"title":["Hardware\/Software co-design with the HMS framework"],"prefix":"10.1007","volume":"13","author":[{"given":"Michael","family":"Sheliga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin","family":"Hsing-Mean Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1996,8,1]]},"reference":[{"key":"BF00930666_CR1","volume-title":"Specification and design of embedded systems","author":"D. Gaski","year":"1994","unstructured":"D. Gaski, F. Vahid, S. Narayan, and J. Gong, \u201cSpecification and design of embedded systems,\u201d Prentice-Hall, Inc, Englewood Cliffs, NJ, 1994."},{"key":"BF00930666_CR2","doi-asserted-by":"crossref","unstructured":"B. Bose, M.E. Tuna, and S.D. Johnson, \u201cSystem factorization in codesign: A case study of the use of formal techniques to achieve hardware-software decomposition,\u201dProceedings of the International Conference on Computer Design, pp. 458\u2013461, Oct. 1993.","DOI":"10.1109\/ICCD.1993.393334"},{"key":"BF00930666_CR3","unstructured":"B. Bose, M.E. Tuna, and S.D. Johnson, \u201cContinuations in hardware-software codesign,\u201dProceedings of the International Conference on Computer Design, pp. 264\u2013269, Oct. 1994."},{"key":"BF00930666_CR4","unstructured":"P. Chou, R.B. Ortega, and G. Borriello, \u201cInterface co-synthesis techniques for embedded systems,\u201dProceedings of the International Conference on Computer-Aided Design, pp. 566\u201372, Nov, 1995."},{"key":"BF00930666_CR5","unstructured":"T.-Y. Yen and W. Wolf \u201cCommunication synthesis for distributed embedded systems,\u201dProceedings of the International Conference on Computer-Aided Design, pp. 288\u2013294, Nov. 1995."},{"key":"BF00930666_CR6","doi-asserted-by":"crossref","unstructured":"J.P. Calvez and O. Pasqueir, \u201cPerformance assessment of embedded hw\/Sw systems,\u201dProceedings of the International Conference on Computer Design, pp. 52\u201357, Oct. 1995.","DOI":"10.1109\/ICCD.1995.528790"},{"key":"BF00930666_CR7","doi-asserted-by":"crossref","unstructured":"T.-Y. Yen and W. Wolf, \u201cPerformance estimation for real-time distributed embedded systems,\u201dProceedings of the International Conference on Computer Design, pp. 64\u2013694, Oct. 1995.","DOI":"10.1109\/ICCD.1995.528792"},{"key":"BF00930666_CR8","doi-asserted-by":"crossref","unstructured":"A. Wolfe, \u201cA case study in low-power system-level design,\u201dProceedings of the International Conference on Computer-Aided. Design, pp. 332\u2013338, Oct. 1995.","DOI":"10.1109\/ICCD.1995.528830"},{"key":"BF00930666_CR9","doi-asserted-by":"crossref","unstructured":"S. Antoniazzi, A. Balboni, W. Fornaciari, and D. Sciuto, \u201cHW\/SW codesign for embedded telecom systems,\u201dProceedings of the International Conference on Computer Design, pp. 278\u2013281, Oct. 1994.","DOI":"10.1109\/ICCD.1994.331904"},{"key":"BF00930666_CR10","unstructured":"B.K. Holmer and B.M. Prangle, \u201cHardware\/software codesign using automated instruction set design & processor synthesis,\u201d Technical Report CS-93-14, Pennsylvania State University, Department of Computer Science, 1993."},{"key":"BF00930666_CR11","unstructured":"J. Henkel, T. Benner, and R. Ernst, \u201cHardware generation and partitioning effects in the COSYMA system,\u201d2nd International Workshop on Hardware-Software Co-Design, Workshop Handout, 1993."},{"key":"BF00930666_CR12","doi-asserted-by":"crossref","unstructured":"T. Benner, R. Ernst, I. Koenenkamp, P. Schueler, and H.-C. Schuab, \u201cPrototyping system for verification and evaluation in hardware-software cosynthesis,\u201dProceedings of the 6th IEEE International Workshop on Rapid System Prototyping pp. 54\u201359, 1995.","DOI":"10.1109\/IWRSP.1995.518571"},{"key":"BF00930666_CR13","doi-asserted-by":"crossref","unstructured":"R. Gupta and G. DeMicheli, \u201cHardware-software cosynthesis for digital systems,\u201dIEEE Design and Test of Computers pp. 29\u201341, Oct. 1993.","DOI":"10.1109\/54.232470"},{"key":"BF00930666_CR14","doi-asserted-by":"crossref","unstructured":"R. Gupta and G. DeMicheli, \u201cSystem level synthesis using reprogramable components,\u201dThe European Conference on Design Automation, pp. 2\u20137, Mar. 1992.","DOI":"10.1109\/EDAC.1992.205881"},{"key":"BF00930666_CR15","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C.E. Leiserson","year":"1991","unstructured":"C.E. Leiserson and J.B. Saxe, \u201cRetiming synchronous circuitry,\u201dAlgorithmica, Vol. 6, pp. 5\u201335, 1991.","journal-title":"Algorithmica"},{"key":"BF00930666_CR16","doi-asserted-by":"crossref","unstructured":"L.-F. Chao, A. LaPaugh, and E.H.-M. Sha, \u201cRotation scheduling: A loop pipelining algorithm\u201dProc. 30th ACM\/IEEE Design Automation Conference, pp. 566\u2013572, June 1993.","DOI":"10.1145\/157485.165042"},{"key":"BF00930666_CR17","doi-asserted-by":"crossref","unstructured":"M. Sheliga and E.H.-M. Sha, \u201cBus minimization and scheduling of multi-chip modules,\u201dThe 1995 Great Lakes Symposium on VLSI, Buffalo, NY, pp. 40\u201345, Mar. 1995.","DOI":"10.1109\/GLSV.1995.516021"},{"key":"BF00930666_CR18","volume-title":"Computers and intractability \u2014A guide to the theory of NP-completeness","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey and D.S. Johnson, \u201cComputers and intractability \u2014A guide to the theory of NP-completeness,\u201d W.H. Freeman and Company, New York, NY, 1979."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00930666.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00930666\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00930666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T09:37:32Z","timestamp":1734860252000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00930666"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,8]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1996,8]]}},"alternative-id":["BF00930666"],"URL":"https:\/\/doi.org\/10.1007\/bf00930666","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1996,8]]}}}