{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T08:58:26Z","timestamp":1648803506259},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1990,11,1]],"date-time":"1990-11-01T00:00:00Z","timestamp":657417600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1990,11]]},"DOI":"10.1007\/bf00935210","type":"journal-article","created":{"date-parts":[[2005,1,3]],"date-time":"2005-01-03T04:16:13Z","timestamp":1104725773000},"page":"131-137","source":"Crossref","is-referenced-by-count":9,"title":["A low-overhead scheme for testing a bit-level finite ring systolic array"],"prefix":"10.1007","volume":"2","author":[{"given":"G. A.","family":"Jullien","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Bandyopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. C.","family":"Miller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Taheri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1990,11,1]]},"reference":[{"key":"BF00935210_CR1","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"H.T. Kung","year":"1982","unstructured":"H.T. Kung, \u201cWhy Systolic Architectures?,\u201dIEEE Computer Magazine, vol. 15, Jan. 1982, pp. 37\u201346.","journal-title":"IEEE Computer Magazine"},{"key":"BF00935210_CR2","doi-asserted-by":"crossref","unstructured":"M. Taheri, G.A. Jullien, and W.C. Miller, \u201cHigh-Speed Signal Processing Using Systolic Arrays Over Finite Rings,\u201dIEEE Journal of Selected Areas in Communications, April, 1988.","DOI":"10.1109\/49.1918"},{"key":"BF00935210_CR3","volume-title":"Systolic Arrays","year":"1986","unstructured":"W. Moore, A. McCabe and R. Urquhart, eds.Systolic Arrays. Adam Hilger, Bristol, 1986."},{"key":"BF00935210_CR4","doi-asserted-by":"crossref","first-page":"540","DOI":"10.1049\/el:19860368","volume":"22","author":"J.V. McCanny","year":"1986","unstructured":"J.V. McCanny, R.A. Evans, and J.G. McWhirter, \u201cUse of Unidirectional Data Flow in Bit Level Systolic Array Chips,\u201dElectronics Letters, vol. 22, 1986, pp. 540\u2013541.","journal-title":"Electronics Letters"},{"key":"BF00935210_CR5","volume-title":"Residue Number System Arithmetic: Modern Applications in Digital Signal Processing","author":"M.A. Soderstrand","year":"1986","unstructured":"M.A. Soderstrand, W.K. Jenkins, G.A. Jullien, F.J. Taylor,Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, New York: IEEE Press, 1986."},{"key":"BF00935210_CR6","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/BF02427794","volume":"1","author":"G.A. Jullien","year":"1989","unstructured":"G.A. Jullien, P.D. Bird, J.T. Carr, M. Taheri, W.C. Miller, \u201cAn Efficient Bit-Level Systolic Cell Design for Finite Ring Digital Signal Processing Applications,\u201dJournal of VLSI Signal Processing, vol. 1, 1989, pp. 189\u2013207.","journal-title":"Journal of VLSI Signal Processing"},{"key":"BF00935210_CR7","unstructured":"M. Taheri, \u201cVLSI Fault-Tolerant Systolic Architectures,\u201d Ph.D thesis, Electrical Engineering, University of Windsor, 1988."},{"key":"BF00935210_CR8","volume-title":"Fault Detection in Digital Circuits","author":"A.D. Friedman","year":"1971","unstructured":"A.D. Friedman and P.R. Menon,Fault Detection in Digital Circuits, Englewood Cliffs: Prentice Hall, 1971."},{"key":"BF00935210_CR9","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/MC.1984.1658965","volume":"17","author":"T.W. Williams","year":"1984","unstructured":"T.W. Williams, \u201cVLSI Testing,\u201dIEEE Computer Magazine, vol. 17, Oct. 1984, pp. 126\u2013136.","journal-title":"IEEE Computer Magazine"},{"key":"BF00935210_CR10","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1109\/PROC.1986.13528","volume":"74","author":"J.A. Abraham","year":"1986","unstructured":"J.A. Abraham and W.K. Fuchs, \u201cFault and Error Models for VLSI,\u201dProc IEEE, vol. 74, 1986, pp. 639\u2013654.","journal-title":"Proc IEEE"},{"key":"BF00935210_CR11","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1109\/TC.1987.1676985","volume":"36","author":"W.T. Chung","year":"1987","unstructured":"W.T. Chung and J.H. Patel, \u201cA Minimum Test Set for Multiple Fault Detection in Ripple Carry Adders,\u201dIEEE Trans. Computers, vol. C-36, 1987, pp. 891\u2013895.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR12","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/TC.1981.1675714","volume":"30","author":"R. Parthasarathi","year":"1981","unstructured":"R. Parthasarathi and S.M. Reddy, \u201cA Testable Desgn of Iterative Logic Array,\u201dIEEE Trans. Computers, vol. C-30, 1981, pp. 833\u2013841.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR13","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1109\/TC.1984.1676480","volume":"33","author":"J.P. Shan","year":"1984","unstructured":"J.P. Shan and F.J. Ferguson, \u201cThe Design of Easily Testable VLSI Array Multipliers,\u201dIEEE Trans. Computers, vol. C-33, 1984, pp. 554\u2013560.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR14","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TC.1984.1676481","volume":"33","author":"E.M. Aboulhamid","year":"1984","unstructured":"E.M. Aboulhamid and E. Cerny, \u201cBuilt-in Testing of One-Dimensional Unilateral Iterative Arrays,\u201dIEEE Trans. Computers, vol. C-33, 1984, pp. 560\u2013564.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR15","doi-asserted-by":"crossref","first-page":"442","DOI":"10.1109\/TC.1980.1675603","volume":"29","author":"J. Savir","year":"1980","unstructured":"J. Savir, \u201cSyndrome Testable Design of Combinational Circuits,\u201dIEEE Trans. Computers, vol. C-29, 1980, pp. 442\u2013451.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR16","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1109\/TC.1983.1676154","volume":"32","author":"K.K. Saluja","year":"1983","unstructured":"K.K. Saluja, K. Kinoshita and H. Fujiwara, \u201cAn Easily Testable Design of Programmable Logic Arrays for Multiple Faults,\u201dIEEE Trans. Computers, vol. C-32, 1983, pp. 1038\u20131046.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR17","first-page":"577","volume-title":"Systolic Array Processors","author":"W.P. Marmane","year":"1989","unstructured":"W.P. Marmane and W.R. Moore, \u201cA computational Approach to Testing Regular Arrays,\u201d inSystolic Array Processors, Englewood Cliffs, NJ: Prentice-Hall, 1989, pp. 577\u2013586."},{"key":"BF00935210_CR18","volume-title":"Computer Architecture and Parallel Processing","author":"K. Hwang","year":"1984","unstructured":"K. Hwang and F.A. Briggs,Computer Architecture and Parallel Processing, New York: McGraw Hill, 1984."},{"key":"BF00935210_CR19","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/PROC.1983.12532","volume":"71","author":"D.I. Moldovan","year":"1983","unstructured":"D.I. Moldovan, \u201cOn the Design of Algorithms for VLSI Systolic Arrays,\u201dProc. IEEE, vol. 71, 1983, pp. 113\u2013120.","journal-title":"Proc. IEEE"},{"key":"BF00935210_CR20","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/T-C.1973.223600","volume":"22","author":"M.J.Y. Williams","year":"1973","unstructured":"M.J.Y. Williams and J.B. Angell, \u201cEnhancing Testability of Large Scale Integrated Circuits via Testpoint and Additional Logic,\u201dIEEE Trans. Computers, vol. C-22, 1973, pp. 46\u201360.","journal-title":"IEEE Trans. Computers"},{"key":"BF00935210_CR21","volume-title":"Logic Design Principles: with Emphasis on Semicustom Circuits","author":"E.J. McCluskey","year":"1986","unstructured":"E.J. McCluskey,Logic Design Principles: with Emphasis on Semicustom Circuits, Englewood Cliffs, N.J.: Prentice Hall, 1986."},{"key":"BF00935210_CR22","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/T-C.1973.223651","volume":"22","author":"A. Friedman","year":"1973","unstructured":"A. Friedman, \u201cEasily Testable Iterative Systems,\u201dIEEE Trans. Computers, vol. C-22, 1973, pp. 1061\u20131064.","journal-title":"IEEE Trans. Computers"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00935210.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00935210\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00935210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T14:40:02Z","timestamp":1556548802000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00935210"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,11]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1990,11]]}},"alternative-id":["BF00935210"],"URL":"https:\/\/doi.org\/10.1007\/bf00935210","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1990,11]]}}}