{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T08:10:22Z","timestamp":1734855022377,"version":"3.32.0"},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1991,10,1]],"date-time":"1991-10-01T00:00:00Z","timestamp":686275200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1991,10]]},"DOI":"10.1007\/bf00936901","type":"journal-article","created":{"date-parts":[[2005,1,2]],"date-time":"2005-01-02T04:33:35Z","timestamp":1104640415000},"page":"283-291","source":"Crossref","is-referenced-by-count":11,"title":["High-performance VLSI multiplier with a new redundant binary coding"],"prefix":"10.1007","volume":"3","author":[{"given":"Xiaoping","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Belle W. Y.","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Honglu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhai H.","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1991,10,1]]},"reference":[{"key":"BF00936901_CR1","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/JSSC.1987.1052667","volume":"22","author":"Y. Harata","year":"1987","unstructured":"Y. Harata, et al., \u201cA High-Speed Multiplier Using a Redundant Binary Adder Tree,\u201dIEEE Journal of Solid State Circuits, vol. SC-22, 1987, pp. 28\u201334.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"BF00936901_CR2","doi-asserted-by":"crossref","unstructured":"K.F. Pang, et al. \u201cGeneration of High Speed CMOS Multiplier-Accumulator,\u201dIEEE International conference on Computer Design (ICCD 88),","DOI":"10.1109\/ICCD.1988.25694"},{"key":"BF00936901_CR3","doi-asserted-by":"crossref","unstructured":"M. Birman, et al. \u201cDesig of a High-Speed Arithmetic Datapath,\u201dIEEE International Conference on Computer Design (ICCD 88), pp. 214\u2013216.","DOI":"10.1109\/ICCD.1988.25693"},{"key":"BF00936901_CR4","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C.S. Wallace","year":"1964","unstructured":"C.S. Wallace, \u201cA Suggestion for a Fast Multiplier,\u201dIEEE Trans. on Electronic Computer vol. EC-13, 1964, pp. 14\u201317.","journal-title":"IEEE Trans. on Electronic Computer"},{"key":"BF00936901_CR5","volume-title":"Introduction to Arithmetic for Digial Systems Designers","author":"S. Waser","year":"1982","unstructured":"S. Waser and M.J. Flynn,Introduction to Arithmetic for Digial Systems Designers, New York: Holt, Rinehart, and Winston, 1982."},{"key":"BF00936901_CR6","doi-asserted-by":"crossref","unstructured":"Naofumi Takagi, Hiroto Yasuura, and Shuzo Yajima, \u201cHigh-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree,\u201dIEEE Trans. on Computers, vol. C-34, 1985.","DOI":"10.1109\/TC.1985.1676634"},{"key":"BF00936901_CR7","doi-asserted-by":"crossref","unstructured":"Shigeo Kuniobu, et al., \u201cDesign of High Speed MOS Multiplier and Divider Using Redundant Binary Representation,\u201d8th Symposium on Computer Arithmetic, 1987, pp. 80\u201386.","DOI":"10.1109\/ARITH.1987.6158706"},{"key":"BF00936901_CR8","doi-asserted-by":"crossref","unstructured":"Hisakazu Edamatsu, et al., \u201cA 33 MFLOPS Floating Point Processor using Redundant Binary Representation,\u201d1988 ISSCC Digest of Technical Papers, 1988, pp. 152\u2013153.","DOI":"10.1109\/ISSCC.1988.663676"},{"key":"BF00936901_CR9","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A. Aviziens","year":"1961","unstructured":"A. Aviziens, \u201cSigned-Digit Number Representations for Fast Parallel Arithmetic,\u201dIRE Trans. on Electronic Computers, vol. EC-10, 1961, pp. 389\u2013400.","journal-title":"IRE Trans. on Electronic Computers"},{"key":"BF00936901_CR10","doi-asserted-by":"crossref","unstructured":"Catherine Chow and James Robertson, \u201cLogical Design of a Redundant Binary Adder,\u201d4th Symposium on Computer Arithmetic, 1978, pp. 109\u2013115.","DOI":"10.1109\/ARITH.1978.6155767"},{"key":"BF00936901_CR11","volume-title":"Principles of CMOS VLSI Design: A System Perspective","author":"N. Weste","year":"1985","unstructured":"N. Weste and K. Eshraghian,Principles of CMOS VLSI Design: A System Perspective, Reading, MA: Addison-Wesley, 1985."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00936901.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00936901\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00936901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T07:38:38Z","timestamp":1734853118000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00936901"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,10]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1991,10]]}},"alternative-id":["BF00936901"],"URL":"https:\/\/doi.org\/10.1007\/bf00936901","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1991,10]]}}}