{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T10:06:43Z","timestamp":1676110003202},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1991,10,1]],"date-time":"1991-10-01T00:00:00Z","timestamp":686275200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1991,10]]},"DOI":"10.1007\/bf00936905","type":"journal-article","created":{"date-parts":[[2005,1,2]],"date-time":"2005-01-02T04:33:35Z","timestamp":1104640415000},"page":"329-344","source":"Crossref","is-referenced-by-count":3,"title":["New algorithms for reconfiguring VLSI\/WSI arrays"],"prefix":"10.1007","volume":"3","author":[{"given":"Theodora A.","family":"Varvarigou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vwani P.","family":"Roychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Kailath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1991,10,1]]},"reference":[{"key":"BF00936905_CR1","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/TC.1984.1676436","volume":"33","author":"R.M. Tanner","year":"1984","unstructured":"R.M. Tanner, \u201cFault-Tolerant 256-K Memory Design,\u201dIEEE Transactions on Computers, vol. C-33, pp. 314\u2013322, 1984.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00936905_CR2","doi-asserted-by":"crossref","first-page":"564","DOI":"10.1109\/12.54851","volume":"39","author":"M. Chean","year":"1990","unstructured":"M. Chean and J.A.B. Fortes, \u201cThe Full-Use-of-Suitable-Spares (fuss) Approach to hardware Reconfiguration for Fault-Tolerant Processor Arrays,IEEE Transactions on Computers, vol. 39, pp. 564\u2013571, 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00936905_CR3","doi-asserted-by":"crossref","unstructured":"J.S.N. Jean, H.C. Fu, and S.Y. Kung, \u201cYield Enhancement for WSI Array Processors Using Two-And-Half-Track Switches,\u201d inInternational Conference on Wafer Scale Integration, San Francisco, CA, pp. 243\u2013250, 1990.","DOI":"10.1109\/ICWSI.1990.63907"},{"key":"BF00936905_CR4","doi-asserted-by":"crossref","unstructured":"S.Y. Kung, S.N. Jean, and C.W. Chang, \u201cFault-Tolerant Array Processors Using Single-Track Switches,\u201d inIEEE Transactions on Computers, vol. 38, pp. 501\u2013514, 1989.","DOI":"10.1109\/12.21143"},{"key":"BF00936905_CR5","doi-asserted-by":"crossref","first-page":"684","DOI":"10.1109\/PROC.1986.13531","volume":"74","author":"W.R. Moore","year":"1986","unstructured":"W.R. Moore, \u201cA Review of Fault-Tolerant Techniques for the Enhancement of Integrated Circuit Yield,\u201dProceeding of the IEEE, vol. 74, pp. 684\u2013698, 1986.","journal-title":"Proceeding of the IEEE"},{"key":"BF00936905_CR6","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TC.1983.1676134","volume":"32","author":"A.L. Rosenberg","year":"1983","unstructured":"A.L. Rosenberg, \u201cThe Diogenes Approach to Testable Fault-Tolerant Array of Processors,\u201dIEEE Transactions on Computers, vol. C-32, pp. 902\u2013910, 1983.","journal-title":"IEEE Transactions on Computers"},{"key":"BF00936905_CR7","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1109\/12.54841","volume":"39","author":"V.P. Roychowdhury","year":"1990","unstructured":"V.P. Roychowdhury, J. Bruck, and T. Kailath, \u201cEfficient Algorithms for Reconfiguration in VLSI\/WSI Arrays,\u201dIEEE Transactions on Computers: Special Issue on Fault Tolerant Computing, vol. 39, pp. 480\u2013489, 1990.","journal-title":"IEEE Transactions on Computers: Special Issue on Fault Tolerant Computing"},{"key":"BF00936905_CR8","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/PROC.1986.13533","volume":"74","author":"M. Sami","year":"1986","unstructured":"M. Sami and R. Stefanelli, \u201cReconfigurable Architectures for VLSI Processing Arrays,\u201dProceedings of the IEEE, vol. 74, pp. 712\u2013722, 1986.","journal-title":"Proceedings of the IEEE"},{"key":"BF00936905_CR9","unstructured":"T. Varvarigou, V.P. Roychowdhury, and T. Kailath, \u201cA Polynomial Time Algorithm for Reconfiguring Multiple Track Models,\u201d to appear inIEEE Transactions on Computers."},{"key":"BF00936905_CR10","unstructured":"Theodora A. Varvarigou, Vwani P. Roychowdhury, and Thomas Kailath, \u201cReconfiguring Arrays Using Multiple-Track Models,\u201d submitted toIEEE Transactions on Computers, 1990."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00936905.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00936905\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00936905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T05:06:25Z","timestamp":1586063185000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00936905"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,10]]},"references-count":10,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1991,10]]}},"alternative-id":["BF00936905"],"URL":"https:\/\/doi.org\/10.1007\/bf00936905","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1991,10]]}}}