{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T01:28:25Z","timestamp":1649122105036},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1993,5,1]],"date-time":"1993-05-01T00:00:00Z","timestamp":736214400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1993,5]]},"DOI":"10.1007\/bf00971641","type":"journal-article","created":{"date-parts":[[2005,1,8]],"date-time":"2005-01-08T18:11:59Z","timestamp":1105207919000},"page":"125-130","source":"Crossref","is-referenced-by-count":5,"title":["Logical redundancies in irredundant combinational circuits"],"prefix":"10.1007","volume":"4","author":[{"given":"Susanta","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Debesh K.","family":"Das","sequence":"additional","affiliation":[]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","volume-title":"Fault-tolerant Computing, Vol. 1","year":"1986","unstructured":"D.K. Pradhan (Ed.),Fault-tolerant Computing, Vol. 1, Prentice-Hall, Englewood Cliffs, N.J. 1986."},{"key":"CR2","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/PGEC.1967.264621","volume":"16","author":"A.D. Friedman","year":"1967","unstructured":"A.D. Friedman, ?Fault detection in redundant circuits,?IEEE Trans. on Electronic Comput., vol. EC-116, pp. 99?100, February 1967.","journal-title":"IEEE Trans. on Electronic Comput."},{"key":"CR3","unstructured":"R.A. Short, ?The attainment of reliable digital systems through the use of redundancy?A survey,?IEEE Comput. Group News, pp. 2?17, March 1968."},{"key":"CR4","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/T-C.1974.223821","volume":"23","author":"R. Dandapani","year":"1974","unstructured":"R. Dandapani and S.M. Reddy, ?On the design of networks with redundancy and testability considerations,?IEEE Trans. Comput., vol. C-23, pp. 1139?1149, November 1974.","journal-title":"IEEE Trans. Comput."},{"key":"CR5","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/TC.1983.1676174","volume":"32","author":"H. Fujiwara","year":"1983","unstructured":"H. Fujiwara and T. Shimono, ?On the acceleration of test generation algorithms,IEEE Trans. Comput., vol. C-32, pp. 1137?1144, Decmeber 1983.","journal-title":"IEEE Trans. Comput."},{"key":"CR6","unstructured":"M.H. Schulz, E. Trischler and T.M. Sarfert, ?SOCRATES: A highly efficient automatic test pattern generation system,?Proc. Int. Test Conf. (ITC-87), pp. 1016?1026, September 1987."},{"key":"CR7","unstructured":"F. Brglez and H. Fujiwara, ?A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran,Proceedings, IEEE Int. Symp. on Circuits and Systems (ISCAS); special session on ATPG and fault simulation, pp. 663?698, June 1985."},{"key":"CR8","doi-asserted-by":"crossref","first-page":"884","DOI":"10.1109\/TC.1976.1674713","volume":"25","author":"J.P. Hayes","year":"1976","unstructured":"J.P. Hayes, ?On the properties of irredundant logic networks,?IEEE Trans. Comput., vol. C-25, pp. 884?892, September 1976.","journal-title":"IEEE Trans. Comput."},{"key":"CR9","volume-title":"Spectral Techniques in Digital Logic","author":"S.L. Hurst","year":"1985","unstructured":"S.L. Hurst, D.M. Miller and J.C. Muzio,Spectral Techniques in Digital Logic, Academic Press, New York, 1985."},{"key":"CR10","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1109\/PROC.1983.12669","volume":"71","author":"B.B. Bhattacharya","year":"1983","unstructured":"B.B. Bhattacharya and B. Gupta, ?Anomalous effect of a stuck-at fault in combinational logic circuit,?Proceedings of the IEEE, vol. 71, pp. 779?780, June 1983.","journal-title":"Proceedings of the IEEE"},{"key":"CR11","series-title":"Tech. Rep. No. P&E\/E-VLSI-2","volume-title":"Anomalous behavior of irredundant combinational circuits realizing unate functions under stuck-at faults","author":"D.K. Das","year":"1991","unstructured":"D.K. Das, S. Chakraborty, B.B. Bhattacharya, ?Anomalous behavior of irredundant combinational circuits realizing unate functions under stuck-at faults,?Tech. Rep. No. P&E\/E-VLSI-2, 1991, Indian Statistical Institute, Calcutta."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971641.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00971641\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T18:36:46Z","timestamp":1556563006000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00971641"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,5]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1993,5]]}},"alternative-id":["BF00971641"],"URL":"https:\/\/doi.org\/10.1007\/bf00971641","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993,5]]}}}