{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T14:40:11Z","timestamp":1734878411788,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1993,2,1]],"date-time":"1993-02-01T00:00:00Z","timestamp":728524800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1993,2]]},"DOI":"10.1007\/bf00971939","type":"journal-article","created":{"date-parts":[[2005,1,12]],"date-time":"2005-01-12T06:56:18Z","timestamp":1105512978000},"page":"43-56","source":"Crossref","is-referenced-by-count":16,"title":["Testability analysis in high level data path synthesis"],"prefix":"10.1007","volume":"4","author":[{"given":"Johannes","family":"Steensma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Werner","family":"Geurts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugo","family":"De Man","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"M.C. McFarland, A.C. Parker, and R. Camposano, ?Tutorial on high-level synthesis,?Proc. 25th ACM\/IEEE Design Automation Conference, pp. 330?336, June 1988."},{"key":"CR2","first-page":"319","volume":"78","author":"H. Man De","year":"1990","unstructured":"H. De Man, F. Catthoor, G. Goossens, J. Vanhoof, J. Van Meerbergen, and J. Huiskens, ?Architecture driven synthesis techniques for mapping digital processing algorithms into silicon,?Special Issue of the Proceedings of the IEEE devoted to CAD, vol. 78, pp. 319?336, February 1990.","journal-title":"Special Issue of the Proceedings of the IEEE devoted to CAD"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"S. Lin, C.A. Njinda and M.A. Breuer, ?A systematic approach for designing testable VLSI circuits,?Proc. Int. Conf. on Comp.-Aided Design, pp. 496?499, November 1991.","DOI":"10.1109\/ICCAD.1991.185314"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"C.A. Papachristou, S. Chiu and H. Harmanani, ?A data path synthesis method for self-testable designs,?Proc. 28th ACM\/IEEE Design Auto. Conf., pp. 378?384, June 1991.","DOI":"10.1145\/127601.127698"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"L. Goldstein and E. Thigpen, ?SCOAP: Sandia Controllability\/ Observability Analysis Program,?Proc. 17th ACM\/IEEE Design Auto. Conf., pp. 190?196, June 1980.","DOI":"10.1145\/800139.804528"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"C.H. Chen and P.R. Menon, ?An approach to functional level testability analysis,?Proc. Int. Test Conf., paper 18.1, pp. 373?380, August 1989.","DOI":"10.1109\/TEST.1989.82321"},{"key":"CR7","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","volume":"23","author":"S. Freeman","year":"1988","unstructured":"S. Freeman, ?Test generation for data-path logic: The F-path method,?IEEE Journal of Solid-State Circuits, vol. 23 pp. 421?427, April 1988.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"B.T. Murray and J.P. Hayes, ?Hierarchical test generation using precomputed tests for modules,?Proc. Int. Test Conf, pp. 221?229, September 1988.","DOI":"10.1109\/TEST.1988.207806"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"P.N. Anirudhan and P.R. Menon, ?Symbolic test generation for hierarchical modelled digital systems,?Proc. Int. Test Conf., pp. 461?469, August 1989.","DOI":"10.1109\/TEST.1989.82329"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"J. van Sas, F. Catthoor, P. Vandeput, F. Rossaert and H. De Man, ?Automated test pattern generation for the Cathedral-II\/2nd architectural synthesis environment,?Proc. European Design Auto. Conf., Amsterdam, pp. 208?213, February 1991.","DOI":"10.1109\/EDAC.1991.206392"},{"key":"CR11","unstructured":"H. Hofest\u00e4dt and M. Gerner, ?Qualitative testability analysis and hierarchical test pattern generation: A new approach to design for testability,?Proc. Int. Test. Conf., pp. 538?546 September 1987."},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"A. Gosh, S. Devadas, A.R. Newton, ?Sequential test generation at the register-transfer and logic levels,?Proc. 27th ACM\/IEEE Design Auto. Conf., pp. 580?586, June 1990.","DOI":"10.1145\/123186.123408"},{"key":"CR13","unstructured":"J. Steensma, F. Catthoor and H. De Man, ?Test of high throughput data paths using symbolic controllability and observability description,?6th Workshop On New Directions For Testing, Montreal, Canada, pp. 67?76, May 21?22, 1992."},{"key":"CR14","volume-title":"Trends in high-level synthesis","author":"D. Lanneer","year":"1991","unstructured":"D. Lanneer, S. Note, F. Depuydt, M. Pauwels, F. Catthoor, G. Goossens, and H. De Man, ?Architectural synthesis for medium and high throughput signal processing with the new Cathedral environment,? inTrends in high-level synthesis, (eds. R. Camposano and W. Wolf), Boston: Kluwer, 1991."},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"S. Note, F. Catthoor, J. Van Meerbergen and H. De Man, ?Definition and assignment of complex data-paths suited for high throughput DSP applications,?Proc. Int. Conf. on Computer Aided Design, pp. 108?111, November 1989.","DOI":"10.1109\/ICCAD.1989.76915"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"W. Geurts, F. Catthoor and H. De Man, ?Time constrained allocation and assignment techniques for high throughput signal processing,?Proc. 29th ACM\/IEEE Design Auto. Conf., pp. 124?127, June 1992.","DOI":"10.1109\/DAC.1992.227849"},{"key":"CR17","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/54.19132","volume":"6","author":"F. Catthoor","year":"1989","unstructured":"F. Catthoor, J. Van Sas, L. Inze and H. De Man, ?A test strategy for multiprocessor architectures,?IEEE Design and Test of Computers, vol. 6, pp. 18?34, April 1989.","journal-title":"IEEE Design and Test of Computers"},{"key":"CR18","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/4.102666","volume":"25","author":"E. Blokken","year":"1990","unstructured":"E. Blokken, H. DeKeulenaer, F. Catthoor and H. DeMan, ?A Flexible module library for custom DSP applications in a multiprocessor environment,? IEEE Journal of Solid State Circuits, vol. 25, pp. 720?729, June 1990.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"J. Rajski and J. Vasuderamurthy, ?Testability preserving transformations in multi-level logic synthesis,?Proc. Int. Test. Conf., pp. 265?273, September 1990.","DOI":"10.1109\/TEST.1990.114032"},{"key":"CR20","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/43.124416","volume":"11","author":"S. Devadas","year":"1992","unstructured":"S. Devadas and K. Keutzer, ?Synthesis of robust delay-faulttestable circuits: Practice,?IEEE Transactions on Computer-Aided Design, vol. 11, pp. 277?300, March 1992.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR21","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/41.19078","volume":"36","author":"F. Brglez","year":"1989","unstructured":"F. Brglez, D. Bryan, J. Calhoun, G. Kedem and R. Lisanke, ?Automated synthesis for testability,?IEEE Trans. on Industrial Electronics vol. 36, pp. 263?277, May 1989.","journal-title":"IEEE Trans. on Industrial Electronics"},{"key":"CR22","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.1986.295048","volume":"3","author":"F.P.M. Beenker","year":"1986","unstructured":"F.P.M. Beenker, K.J.E. Eerdewijk, R.B.W. Gerritsen, F.N. Peacock and M. van der Star, ?Macro testing: Unifying IC and board test,?IEEE Design and Test of Computers, vol. 3, pp. 26?32, December 1986.","journal-title":"IEEE Design and Test of Computers"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"P.E.R. Lippens, J.L. Meerbergen, A. van der Werf, W.F.J. Verhaegh, B.T. McSweeney, J.O. Huisken and O.P. McArdle, ?PHIDEO: A silicon compiler for high speed algorithms,?Proc. European Design Auto. Conf., Amsterdam, pp. 436?441, February 1991.","DOI":"10.1109\/EDAC.1991.206442"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971939.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00971939\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T14:25:15Z","timestamp":1734877515000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00971939"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,2]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,2]]}},"alternative-id":["BF00971939"],"URL":"https:\/\/doi.org\/10.1007\/bf00971939","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1993,2]]}}}