{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T14:40:07Z","timestamp":1734878407966,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1993,2,1]],"date-time":"1993-02-01T00:00:00Z","timestamp":728524800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1993,2]]},"DOI":"10.1007\/bf00971943","type":"journal-article","created":{"date-parts":[[2005,1,12]],"date-time":"2005-01-12T06:56:18Z","timestamp":1105512978000},"page":"105-116","source":"Crossref","is-referenced-by-count":3,"title":["Enhancing on-line testability during synthesis"],"prefix":"10.1007","volume":"4","author":[{"given":"Bernhard","family":"Eschermann","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/41.19078","volume":"36","author":"F. Brglez","year":"1989","unstructured":"F. Brglez, D. Bryan, J. Calhoun, G. Kedem, R. Lisanke, ?Automated Synthesis for Testability,?IEEE Trans. on Industrial Electronics, vol. 36, pp. 263?277, 1989.","journal-title":"IEEE Trans. on Industrial Electronics"},{"key":"CR2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/BF00134012","volume":"1","author":"S. Devadas","year":"1990","unstructured":"S. Devadas, H.T. Ma, A.R. Newton, ?Redundancies and don't cares in sequential logic synthesis,?Journal of Electronic Testing: Theory and Applications, vol. 1, pp. 15?30, 1990.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"S. Devadas, H.T. Ma, A.R. Newton, A. Sangiovanni-Vincentelli, ?Optimal logic synthesis and testability: Two faces of the same coin,?Proc. Int. Test Conf. pp. 4?12, 1988.","DOI":"10.1109\/TEST.1988.207774"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"G. Hachtel, R. Jacoby, K. Keutzer, C. Morrison, ?On properties of algebraic transformations and the multifault testability of multilevel logic,?Proc. Int. Conf. on Computer-Aided Design, pp. 418?421, 1989.","DOI":"10.1109\/ICCAD.1989.76983"},{"key":"CR5","series-title":"Computer Hardware Description Languages and their Applications","volume-title":"Formal verification of hardware correctness: An introduction","author":"P. Camurati","year":"1987","unstructured":"P. Camurati, P. Prinetto, ?Formal verification of hardware correctness: An introduction,?Computer Hardware Description Languages and their Applications, North Holland: Elsevier, 1987."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"T. Kropf, H.-J. Wunderlich, ?A common approach to test generation and hardware verification based on temporal logic,?Proc. Int. Test Conf., pp. 57?66, 1991.","DOI":"10.1109\/TEST.1991.519494"},{"key":"CR7","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/43.21840","volume":"8","author":"M. Nicolaidis","year":"1989","unstructured":"M. Nicolaidis, ?Self-exercising checkers for unified built-in self-test(UBIST),?IEEE Trans. on Computer-Aided Design, vol. 8, pp. 203?218, 1989.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"CR8","unstructured":"M. Namjoo, ?Techniques for concurrent testing of VLSI processor operation,Proc. Int. Test Conf., pp. 461?468, 1982."},{"key":"CR9","unstructured":"T. Sridhar, S.M. Thatte, ?Concurrent checking of program flow in VLSI processors,?Proc. Int. Test Conf., pp. 191?199, 1982."},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"K.D. Wilken, ?Optimal signature placement for processor-error detection using signature monitoring,?Dig. 21st Int. Symp. Fault-Tolerant Computing, pp. 326?333, 1991.","DOI":"10.1007\/978-3-7091-9123-1_17"},{"key":"CR11","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/12.54835","volume":"39","author":"R. Leveugle","year":"1990","unstructured":"R. Leveugle, G. Saucier, ?Optimized synthesis of concurrently checked controllers,?IEEE Trans. on Computers, vol. C-39, pp. 419?425, 1990.","journal-title":"IEEE Trans. on Computers"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"S.H. Robinson, J.P. Shen, ?Evaluation and Synthesis of Self-Monitoring State Machines,?Proc. Int. Conf. on Computer-Aided Design, pp. 276?279, 1990.","DOI":"10.1109\/ICCAD.1990.129901"},{"key":"CR13","unstructured":"B. K\u00f6nemann, J. Mucha, G. Zwiehoff, ?Built-in logic block observation techniques,?Proc. Int. Test Conf., pp. 37?41, 1979."},{"key":"CR14","unstructured":"L. Wang, E. McCluskey, ?Built-in self-test for sequential machines,Proc. Int. Test Conf., pp. 334?341, 1987."},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"B. Eschermann, H.-J. Wunderlich, ?Optimized synthesis of self-testable finite state machines,?Dig. 20th Int. Symp. Fault-Tolerant Computing, pp. 390?397, 1990.","DOI":"10.1109\/FTCS.1990.89393"},{"key":"CR16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic minimization algorithms for VLSI synthesis","author":"R.K. Brayton","year":"1984","unstructured":"R.K. Brayton, G.D. Hachtel, C.T. McMullen, A.L. Sangiovanni-Vincentelli,Logic minimization algorithms for VLSI synthesis, Boston: Kluwer, 1984."},{"key":"CR17","unstructured":"Octtools Distribution 4.0, Electronics Research Laboratory, University of California, Berkeley, 1990."},{"key":"CR18","volume-title":"Computers and Intractability","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey, D. Johnson,Computers and Intractability, New York: Freeman, 1979."},{"key":"CR19","unstructured":"H. Fujiwara, T. Shimono, ?On the acceleration of test generation algorithms,?Dig. 13th Int. Symp. Fault-Tolerant Computing Syst., pp. 98?105, 1983."},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"M. Schulz, E. Auth, ?Advanced automatic test pattern generation and redundancy identification techniques,?Dig. 18th Int. Symp. Fault-Tolerant Computing, pp. 30?35, 1988.","DOI":"10.1109\/FTCS.1988.5293"},{"key":"CR21","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant, ?Graph-based algorithms for boolean function manipulation,?IEEE Trans. on Computers vol. C-35, pp. 677?691, 1986.","journal-title":"IEEE Trans. on Computers"},{"key":"CR22","unstructured":"?Logic synthesis and optimization benchmarks, Version 2.0,? Microelectronics Center of North Carolina, 1988."},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"S.H. Robinson, J.P. Shen, ?Direct methods for synthesis of self-monitoring state machines,?Proc. 22nd Int. Symp. on Fault-Tolerant Computing, pp. 306?315, 1992.","DOI":"10.1109\/FTCS.1992.243570"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971943.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00971943\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00971943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T14:25:16Z","timestamp":1734877516000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00971943"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,2]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,2]]}},"alternative-id":["BF00971943"],"URL":"https:\/\/doi.org\/10.1007\/bf00971943","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1993,2]]}}}