{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:31Z","timestamp":1749205531229,"version":"3.32.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1995,4,1]],"date-time":"1995-04-01T00:00:00Z","timestamp":796694400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,4]]},"DOI":"10.1007\/bf00993084","type":"journal-article","created":{"date-parts":[[2005,1,9]],"date-time":"2005-01-09T16:51:24Z","timestamp":1105289484000},"page":"153-177","source":"Crossref","is-referenced-by-count":2,"title":["Testing VLSI regular arrays"],"prefix":"10.1007","volume":"6","author":[{"given":"W. P.","family":"Marnane","sequence":"first","affiliation":[]},{"given":"W. R.","family":"Moore","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"W.R. Moore, A.P.H. McCabe, and R.B. Urquhurt, eds.,Systolic Arrays, Adam Hilger, 1987."},{"key":"CR2","unstructured":"K. Bromley, S.Y. Kung, and E. Swartzlander, eds.,Systolic Arrays, IEEE Computer Society Press, 1988."},{"key":"CR3","unstructured":"J.V. McCanny, J.G. McWhirter, and E. Swartzlander, eds.,Systolic Array Processors, Prentice Hall, 1989."},{"key":"CR4","unstructured":"S.Y. Kung, E. Swartzlander, J. Fortes, and K.W. Przyiula, eds.,Application Specific Array Processors, IEEE Computer Society Press, September 1990."},{"key":"CR5","unstructured":"M. Valero, S.Y. Kung, T. Lang, and J. Fortes, eds.,Application Specific Array Processors, IEEE Computer Society Press, September 1991."},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"W.H. Kautz, ?Testing for Faults in Combinational Cellular Logic Arrays,? inProceedings 5th Annual Symposium Switching and Automa Theory, pp. 161?174, 1967.","DOI":"10.1109\/FOCS.1967.33"},{"key":"CR7","unstructured":"W.T. Cheng,Testing and Error Detection in Iterative Logic Arrays. PhD thesis, University of Illinois at Urbana Champaign, August 1985."},{"key":"CR8","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/T-C.1975.224311","volume":"24","author":"B.A. Prasad","year":"1975","unstructured":"B.A. Prasad and F.G. Grey, ?Multiple Fault Detection in Arrays of Combinational Cells,?IEEE Transactions on Computers, Vol. C-24, pp. 794?802, August 1975.","journal-title":"IEEE Transactions on Computers"},{"key":"CR9","unstructured":"T.A. Davis, R. Kunda, and W.K. Fuchs, ?Testing of Bit-Serial Multipliers,?,Proc. International Conference on Computer Design: VLSI in Computers, pp. 430?434, August 1985."},{"key":"CR10","first-page":"794","volume":"20","author":"P. Menon","year":"1975","unstructured":"P. Menon and A. Friedman, ?Default Detection in Iterative Logic Arrays,?IEEE Transactions on Computers, Vol. C 20, pp. 794?802, August 1975.","journal-title":"IEEE Transactions on Computers"},{"key":"CR11","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/T-C.1973.223651","volume":"22","author":"A. Friedman","year":"1973","unstructured":"A. Friedman, ?Easily Testable Iterative Systems,?IEEE Transactions on Computers, Vol. C-22, pp. 1061?1064, December 1973.","journal-title":"IEEE Transactions on Computers"},{"key":"CR12","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TCAD.1986.1270228","volume":"5","author":"H. Elhuni","year":"1986","unstructured":"H. Elhuni, A. Vergis, and L. Kinney, ?C-Testability of Two Dimensional Iterative Arrays,?IEEE Transactions on Computer Aided Design, Vol. CAD-5, pp. 573?581, April 1986.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"CR13","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1109\/TC.1984.1676480","volume":"33","author":"J.P. Shen","year":"1984","unstructured":"J.P. Shen and F.T. Ferguson, ?IEEE Transactions on Computers, Vol. C-33, pp. 554?560, June 1984.","journal-title":"IEEE Transactions on Computers"},{"key":"CR14","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/TC.1986.1676653","volume":"35","author":"A. Vergis","year":"1986","unstructured":"A. Vergis and K. Steiglitz, ?Testability Conditions for Bilateral Arrays of Combinational Cells,?IEEE Transactions on Computers, Vol. C-35, pp. 13?22, January 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"CR15","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1109\/TC.1981.1675841","volume":"30","author":"T. Sridhar","year":"1981","unstructured":"T. Sridhar and J.P. Hayes, ?A Functional Approach to Testing Bit-Sliced Microprocessors,?IEEE Transactions on Computers, Vol. C-30, pp. 563?571, August 1981.","journal-title":"IEEE Transactions on Computers"},{"key":"CR16","unstructured":"J.H. Patel, ?Built-in-test for Bit-sliced ALU,?Proc. International Conference on Computer Design, pp. 308?312, October, 1984."},{"key":"CR17","doi-asserted-by":"crossref","first-page":"640","DOI":"10.1109\/12.53577","volume":"39","author":"C.-W. Wu","year":"1990","unstructured":"C.-W. Wu and P.R. Cappello, ?Easily Testable Iterative Logic Arrays,?IEEE Transactions on Computers, Vol. C-39, pp. 640?652, May 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"CR18","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/12.93746","volume":"40","author":"A. Chatterjee","year":"1991","unstructured":"A. Chatterjee and J.A. Abraham, ?Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model,?IEEE Transactions on Computers, Vol. C-40, pp. 1133?1148, October 1991.","journal-title":"IEEE Transactions on Computers"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"S. Bandyopadhyay and B. Bhattacharya, ?On the Testable Design of Bilateral Bit Level Systolic Arrays,?Proc. International Test Conference, pp. 1024?1033, 1991.","DOI":"10.1109\/TEST.1991.519770"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"W.P. Marnane and W.R. Moore, ?Testing Regular Arrays: The Boundary Problem,?Proc. European Test Conference, pp. 304?311, 1989.","DOI":"10.1109\/ETC.1989.36257"},{"key":"CR21","unstructured":"W.P. Marnane,Structured Test of VLSI Arrays. PhD thesis, University of Oxford, Wolfson College, 1989."},{"key":"CR22","volume-title":"VLSI Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung,VLSI Array Processors, Englewood Cliffs, NJ:Prentice Hall, 1988."},{"key":"CR23","unstructured":"P. Quinton and Y. Robert,Algorithmes et architectures systoliques. Masson, 1989. English translation by Prentice Hall,Systolic Algorithms and Architectures, Sept. 1991."},{"key":"CR24","unstructured":"W. Luk,Parametrised Design of Regular Processor Arrays. PhD thesis, University of Oxford, 1988."},{"key":"CR25","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/320954.320957","volume":"6","author":"R.D. Eldred","year":"1959","unstructured":"R.D. Eldred, ?Test Routines Based on Symbolic Logic Statements,?Journal of the Association for Computer Machinery, Vol. 6, pp. 33?36, March 1959.","journal-title":"Journal of the Association for Computer Machinery"},{"key":"CR26","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","volume":"57","author":"R.L. Wadsack","year":"1978","unstructured":"R.L. Wadsack, ?Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits,?Bell Systems Technical Journal, Vol. 57, pp. 1449?1474, June 1978.","journal-title":"Bell Systems Technical Journal"},{"key":"CR27","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1109\/12.278489","volume":"43","author":"C.-Y. Su","year":"1994","unstructured":"C.-Y. Su and C.-W. Wu, ?Testing Iterative Logic Arrays for Sequential Faults with a Constant Number of Patterns,?IEEE Transactions on Computers, Vol. C-43, pp. 495?501, April 1994.","journal-title":"IEEE Transactions on Computers"},{"key":"CR28","unstructured":"R.J. Evans and W.R. Moore, ?A Hierarchical Test Generator for CMOS Bridging Faults,?Proc. European Test Conference, April 1991."},{"issue":"Special Supplem","key":"CR29","first-page":"41","volume":"6","author":"D.A. Huffman","year":"1959","unstructured":"D.A. Huffman, ?Canomical Forms for Information Lossless Finite-state Logical Machines,?IRE Transactions on Circuit Theory, Vol. CT-6, Special Supplement, pp. 41?59, 1959.","journal-title":"IRE Transactions on Circuit Theory"},{"key":"CR30","unstructured":"W.P. Marnane and W.R. Moore, ?A Combinational Approach to Testing Arrays,?Systolic Array Processors (J.V. McCanny, J.G. McWhirter, and E. Swartzlander, eds.), pp. 577?586, Prentice Hall, 1989."},{"key":"CR31","unstructured":"W.P. Marnane, W.R. Moore, H.M. Yassine, E.Gautrin, N. Burgess, and A.P.H. McCabe, ?Testing Bit Level SystolicArrays,? Proc. International Test Conference, pp. 906?914, September 1987."},{"key":"CR32","doi-asserted-by":"crossref","unstructured":"W.P. Marmane and W.R. Moore, ?Testing a Motion Estimator Arrays,?Application Specific Array Processors (S.Y. Kung, E. Swartzlander, J. Fortes, and K.W. Przytula, eds.), pp. 734?745. IEEE Computer Society Press, September 1990.","DOI":"10.1109\/ASAP.1990.145507"},{"key":"CR33","unstructured":"M.A. Evans and W.P. Marnane, ?Integrated Design and Test of Systolic Arrays Using Objective Assessment,?Proc. Third International Workshop on the Economics of Design, Test, and Manufacture, 1994."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993084.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993084\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T13:40:48Z","timestamp":1734874848000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993084"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,4]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1995,4]]}},"alternative-id":["BF00993084"],"URL":"https:\/\/doi.org\/10.1007\/bf00993084","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,4]]}}}