{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T14:10:03Z","timestamp":1734876603552,"version":"3.32.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1995,4,1]],"date-time":"1995-04-01T00:00:00Z","timestamp":796694400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,4]]},"DOI":"10.1007\/bf00993087","type":"journal-article","created":{"date-parts":[[2005,1,9]],"date-time":"2005-01-09T16:51:24Z","timestamp":1105289484000},"page":"203-217","source":"Crossref","is-referenced-by-count":0,"title":["TIES: A testability increase expert system for VLSI design"],"prefix":"10.1007","volume":"6","author":[{"given":"G.","family":"Buonanno","sequence":"first","affiliation":[]},{"given":"F.","family":"Fummi","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman,Digital System Testing and Testable Design, Computer Science Press, 1990.","key":"CR1"},{"unstructured":"Mentor Graphics,Autologic Optimization Guide v.8.1, 1992.","key":"CR2"},{"unstructured":"Racal-Redac,Silcsyn VHDL Synthesis User's Manual, 1993.","key":"CR3"},{"unstructured":"M.A. Breuer, R. Gupta, R. Gupta, K.J. Lee, and J.C. Lien, ?Knowledge Based Systems for Test and Diagnosis,? inKnowledge Based Systems for Test and Diagnosis, G. Saucier, A. Ambler, M.A. Breuer eds., IFIP, North Holland, pp. 3?27, 1989.","key":"CR4"},{"unstructured":"P.W. Horstmann, ?A Knowledge-Based System Using Design for Testability Rules,?Proc. 14th Fault Tolerant Computing Symposium, pp. 278?284, 1984.","key":"CR5"},{"unstructured":"K. Son, ?Rule Based Testability Checker and Test Generator,?Proceedings International Test Conference, pp. 884?889, 1985.","key":"CR6"},{"issue":"No. 11","key":"CR7","doi-asserted-by":"crossref","first-page":"1172","DOI":"10.1109\/43.9187","volume":"7","author":"P. Camurati","year":"1988","unstructured":"P. Camurati, P. Gianoglio, R. Gianoglio, and P. Prinetto, ?ESTA: An Expert System for DFT Rule Verification,?IEEE Transactions on Computer Aided Design, Vol 7, No. 11, pp. 1172?1179. Nov. 1988.","journal-title":"IEEE Transactions on Computer Aided Design"},{"doi-asserted-by":"crossref","unstructured":"M.S. Abadir and M.A. Breuer, ?A Knowledge Based System for Designing Testable VLSI Chips,?IEEE Design and Test of Computer, pp. 56?58, Aug. 1985.","key":"CR8","DOI":"10.1109\/MDT.1985.294746"},{"doi-asserted-by":"crossref","unstructured":"M.A. Abadir, ?TIGER: Testability Insertion Guidance Expert System,?Proceedings International Conference on Computer Aided Design, pp. 562?565, 1989.","key":"CR9","DOI":"10.1109\/ICCAD.1989.77013"},{"doi-asserted-by":"crossref","unstructured":"I.D. Dear, C. Dislis, A.P. Ambler, and J. Dick, ?Economic Effects in Design and Test,?IEEE Design & Test of Computer, Dec. 1991.","key":"CR10","DOI":"10.1109\/54.107206"},{"issue":"No. 7","key":"CR11","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1016\/0141-9331(89)90147-6","volume":"13","author":"S. Bhawmik","year":"1989","unstructured":"S. Bhawmik and P. Palchaudhuri, ?An Expert System to Configure Global Design for Testability Structure in a VLSI Circuit,?Microprocessors and Microsystems, Vol. 13, No. 7, pp. 462?472, Sep. 1989.","journal-title":"Microprocessors and Microsystems"},{"doi-asserted-by":"crossref","unstructured":"S. Lin, C.A. Njinda, and M.A. Breuer, ?A Systematic Approach for Designing Testable VLSI Circuits,?Proceedings International Conference on Computer Aided Design, pp. 496?499, 1991.","key":"CR12","DOI":"10.1109\/ICCAD.1991.185314"},{"doi-asserted-by":"crossref","unstructured":"R. Gupta, R. Srinivasan, and m.A. Breuer, ?Reorganizing Circuits to Aid Testability,?IEEE Design & Test of Computers, Sept. 1991.","key":"CR13","DOI":"10.1109\/54.84244"},{"unstructured":"S. Narayanan, C. Njinda, R. Gupta, and M. Breuer, ?SIESTA: a Multi-Facet Scan Design System,?Proceedings International Test Conference, 1992.","key":"CR14"},{"doi-asserted-by":"crossref","unstructured":"D. Mukherjee, C. Njinda, and M.A. Breuer, ?Synthesis of optimal 1-hot coded on-chip controllers for BIST hardware,?Proceedings International Conference on Computer Aided Design, pp. 236?239, April 1991.","key":"CR15","DOI":"10.1109\/ICCAD.1991.185241"},{"doi-asserted-by":"crossref","unstructured":"I.C.H. Chen, C. Wu, and G. Saab, ?BETA: Behavioral Testability Analysis,?Proceedings International Conference on Computer Aided Design, pp. 202?205, 1991.","key":"CR16","DOI":"10.1109\/ICCAD.1991.185231"},{"doi-asserted-by":"crossref","unstructured":"M. Kraak and R.H.J.M. Otten, ?Tackling Cost Optimization in Testable Design by Forward Inferencing,?IEEE Design & Test of Computers, pp. 252?257, Aug. 1992.","key":"CR17","DOI":"10.1109\/EURDAC.1992.246235"},{"issue":"No. 2","key":"CR18","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/92.285743","volume":"2","author":"M. Bombana","year":"1994","unstructured":"M. Bombana, G. Buonanno, P. Cavalloro, F. Ferrandi, D., Sciuto, and G. Zara, ?ALADIN: A Multi-Level Testability Analyzer for VLSI System Design,?IEEE Transaction on VLSI Systems, Vol. 2, No. 2, pp. 157?171, 1994.","journal-title":"IEEE Transaction on VLSI Systems"},{"issue":"No. 6","key":"CR19","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/43.285251","volume":"13","author":"I.C.H. Chen","year":"1994","unstructured":"I.C.H. Chen, T. Karnik, and G. Saab, ?Structural and Behavioral Synthesis for Testability Techniques,?IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 13, No. 6, pp. 777?785, June 1994.","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"G. Buonanno, A. Burri, F. Fummi, and D. Sciuto, ?An Approach to a Design for Testability Personal Consultant,? Journal of Microprocessing and Microprogramming No. 30,Proceeding Euromicro'90, Amsterdam, Aug. 1990.","key":"CR20","DOI":"10.1016\/0165-6074(90)90275-E"},{"unstructured":"Racal-Redac,Intelligen 2.0 Reference Manual, 1992.","key":"CR21"},{"unstructured":"?ESB-96 User Guide,? Simens Plessey Electronic System Limited, 1990.","key":"CR22"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993087.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993087\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T13:40:46Z","timestamp":1734874846000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993087"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,4]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1995,4]]}},"alternative-id":["BF00993087"],"URL":"https:\/\/doi.org\/10.1007\/bf00993087","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,4]]}}}