{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:40:02Z","timestamp":1734885602697,"version":"3.32.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1995,2,1]],"date-time":"1995-02-01T00:00:00Z","timestamp":791596800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,2]]},"DOI":"10.1007\/bf00993132","type":"journal-article","created":{"date-parts":[[2005,1,14]],"date-time":"2005-01-14T17:55:23Z","timestamp":1105725323000},"page":"85-106","source":"Crossref","is-referenced-by-count":2,"title":["HIST: A hierarchical self test methodology for chips, boards, and systems"],"prefix":"10.1007","volume":"6","author":[{"given":"Oliver F.","family":"Haberl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Kropf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"M.A. Breuer, R. Gupta, and J.-C. Lien, ?Concurrent Control of Multiple BIT Structures,?Proc. International Test Conference, pp. 431?442, September 1988.","DOI":"10.1109\/TEST.1988.207754"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, ?Combinational Profiles of Sequential Benchmark Circuits,?Proc. International Symposium on Circuits and Systems, pp. 1929?1934, May 1989.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"CR3","first-page":"1","volume-title":"Scheduling","author":"P. Brucker","year":"1981","unstructured":"P. Brucker, ?Scheduling,? Akademische Verlagsgesellschaft, Wiesbaden, pp. 1?64, 1981."},{"key":"CR4","unstructured":"Cadence Design System Inc., ?User Manuals,? Feb. 1992."},{"issue":"No. 9","key":"CR5","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/12.2260","volume":"37","author":"C.L. Craig","year":"1988","unstructured":"C.L. Craig, C.R. Kime, and K.K. Saluja, ?Test Scheduling and Control for VLSI Built-In Self-Test,?IEEE Transactions on Computers, Vol. C-37, No. 9, pp. 1099?1109, September 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"R. Dekker, F. Beenker, and L. Thijssen, ?A Realistic Self-Test Machine for Static Random Access Memories,?Proc. International Test Conference, pp. 353?361, 1988.","DOI":"10.1109\/TEST.1988.207821"},{"key":"CR7","unstructured":"Electronic Design Interchange Format, Version 2 0 0, May 1987."},{"key":"CR8","unstructured":"O.F. Haberl, ?A Methodology for the Automatic Synthesis of Hierarchically Self Testable Systems,? Ph.D. thesis at the University of Karlsruhe (in German), 1993."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"O.F. Haberl and Th. Kropf, ?A Chip Solution to Hierarchical and Boundary-Scan Compatible Board Level BIST,?Second Great Lakes Symposium on VLSI, Kalamazoo, pp. 16?21, February 1992.","DOI":"10.1109\/GLSV.1992.218370"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"O.F. Haberl and Th. Kropf, ?A Methodology for the Insertion of a Hierarchical and Boundary-Scan Compatible Self Test,?10th IEEE VLSI Test Symposium, Atlantic City, pp. 37?42, April 1992.","DOI":"10.1109\/VTEST.1992.232721"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"O.F. Haberl and Th. Kropf, ?HIST: A Methodology for the Automatic Insertion of a Hierarchical Self Test,?Proc. International Test Conference, pp. 732?741, September 1992.","DOI":"10.1109\/TEST.1992.527895"},{"key":"CR12","unstructured":"O.F. Haberl and Th. Kropf, ?A Chip for a Hierarchical Boundary-Scan Architecture,? BIST\/DFT Workshop, Charleston, March 1993."},{"key":"CR13","unstructured":"O.F. Haberl and Th. Kropf, ?A Chip for Supporting a Hierarchical and Boundary-Scan Compatible Self Test of Boards and Systems,? ITG\/GI Workshop, Holzhao, March 1993 (in German)."},{"key":"CR14","unstructured":"O.F. Haberl and Th. Kropf, ?Self Testable Boards with Standard IEEE 1149.5 Module Test and Maintenance (MTM) Bus Interface,?Proc. European Test Conference, February\/March 1994."},{"key":"CR15","first-page":"5.134","volume":"89","author":"O.F. Haberl","year":"1989","unstructured":"O.F. Haberl and H.-J. Wunderlich, ?The Synthesis of Self-Test Control Logic,?Proc. VLSI and Computers, CompEuro 89, pp. 5.134?5.136, May 1989.","journal-title":"Proc. VLSI and Computers, CompEuro"},{"key":"CR16","unstructured":"O.F. Haberl and H.-J. Wunderlich, ?HIST?Hierarchical Self Test,? Internal Report No. 1\/90 of the computer science department at the University of Karlsruhe, 1990 (in German)."},{"key":"CR17","unstructured":"IEEE Standard Test Access Port and Boundary-Scan Architecture,IEEE Std 1149.1?1990, February 1990."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"IEEE Standard Backplane Module Test and Maintenance (MTM) Bus Protocol, IEEE P1149.5.D0.9-6, August 1992.","DOI":"10.1109\/54.173335"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"N. Jarwala and C.W. Yau, ?A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects,?Proc. International Test Conference, pp. 63?70, August 1989.","DOI":"10.1109\/TEST.1989.82278"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"N. Jarwala and C.W. Yau, ?Achieving Board-Level BIST Using the Boundary-Scan Master,?Proc. International Test Conference, pp. 649?658, October 1991.","DOI":"10.1109\/TEST.1991.519729"},{"key":"CR21","unstructured":"B. K\u00f6nemann, J. Mucha, and G. Zwiehoff, ?Built-In Logic Block Observation Techniques,?Proc. International Test Conference, pp. 37?41, 1979."},{"key":"CR22","unstructured":"A. Krasniewski and A. Albicki, ?Self-Testing Pipelines,?Proc. International Conference on Computer Design, pp. 702?706, October 1985."},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"A. Krasniewski and A. Albicki, ?Automatic Design of Exhaustively Self-Testing Chips with BILBO Modules,?Proc. International Test Conference, pp. 362?371, November 1985.","DOI":"10.1109\/ESSCIRC.1986.5468381"},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"A. Krasniewski and S. Pilarski, ?Circular Self-Test Path: A Low-Cost BIST Technique,?Proc. 24th Design Automation Conference, pp. 407?415, June\/July 1987.","DOI":"10.1145\/37888.37949"},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"D. Landis, C. Hudson, and P. McHugh, ?Application of the IEEE P1149.5 Module Test and Maintenance Bus,?Proc. International Test Conference, pp. 984?992, September 1992.","DOI":"10.1109\/TEST.1992.527926"},{"issue":"No. 4","key":"CR26","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MDT.1984.5005689","volume":"1","author":"J.J. LeBlanc","year":"1984","unstructured":"J.J. LeBlanc, ?LOCST: A Built-In Self-Test Technique,?IEEE Design & Test of Computers Vol. 1, No. 4, pp. 45?52, November 1984.","journal-title":"IEEE Design & Test of Computers"},{"issue":"No. 2","key":"CR27","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/41.19074","volume":"36","author":"J.-C. Lien","year":"1989","unstructured":"J.-C. Lien and M.A. Breuer, ?A Universal Test and Maintenance Controller for Modules and Boards,?IEEE Transactions on Industrial Electronics, Vol. 36, No. 2, pp. 231?240, May 1989.","journal-title":"IEEE Transactions on Industrial Electronics"},{"key":"CR28","doi-asserted-by":"crossref","unstructured":"J. Maierhofer, ?Hierarchical Self-Test Concept based on the JTAG Standard,?Proc. International Test Conference. pp. 127?134, Sept. 1990.","DOI":"10.1109\/TEST.1990.114010"},{"key":"CR29","doi-asserted-by":"crossref","unstructured":"J.S. Matos, F.S. Pinto, and J.M.M. Ferreira, ?A Boundary Scan Test Controller for Hierarchical BIST,?Proc. International Test Conference, pp. 217?223, September 1992.","DOI":"10.1109\/TEST.1992.527822"},{"issue":"No. 2","key":"CR30","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1985.294856","volume":"2","author":"E.J. McCluskey","year":"1995","unstructured":"E.J. McCluskey, ?Built-In Self-Test Techniques,?Design & Test of Computers, Vol. 2, No. 2, pp. 21?28, April 1995.","journal-title":"Design & Test of Computers"},{"issue":"No. 2","key":"CR31","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/MDT.1985.294857","volume":"2","author":"E.J. McCluskey","year":"1985","unstructured":"E.J. McCluskey, ?Built-In Self-Test Structures,IEEE Design & Test of Computers, Vol. 2, No. 2, pp. 29?36. April 1985.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR32","unstructured":"National Bureau of Standards, ?Data Encryption Standard,? Federal Information Processing Standards Publication No. 46, January 1977."},{"key":"CR33","doi-asserted-by":"crossref","unstructured":"K.P. Parker and S. Oresjo, ?A Language for Describing Boundary-Scan Devices,?Proc. International Test Conference, pp. 222?234, September 1990.","DOI":"10.1109\/TEST.1990.114021"},{"issue":"No. 1","key":"CR34","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/54.46889","volume":"7","author":"R.P. Riessen van","year":"1990","unstructured":"R.P. van Riessen, H.G. Kerkhoff, and A. Kloppenburg, ?Designing and Implementation an Architecture with Boundary-Scan,?IEEE Design & Test of Computers, Vol. 7, No. 1, pp. 9?19, February 1990.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR35","unstructured":"P.T. Wagner, ?Interconnect Testing with Boundary-Scan,?Proc. International Test Conference, pp. 52?57, September 1987."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993132.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993132\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:13:58Z","timestamp":1734884038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,2]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1995,2]]}},"alternative-id":["BF00993132"],"URL":"https:\/\/doi.org\/10.1007\/bf00993132","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,2]]}}}