{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:32Z","timestamp":1749205532697,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/bf00993318","type":"journal-article","created":{"date-parts":[[2005,1,14]],"date-time":"2005-01-14T18:06:31Z","timestamp":1105725991000},"page":"105-114","source":"Crossref","is-referenced-by-count":5,"title":["Design of testable sequential circuits by repositioning flip-flops"],"prefix":"10.1007","volume":"7","author":[{"given":"Sujit","family":"Dey","sequence":"first","affiliation":[]},{"given":"Srimat T.","family":"Chakradhar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K.T. Cheng","year":"1990","unstructured":"K.T. Cheng and V.D. Agrawal, ?A Partial Scan Method for Sequential Circuits with Feedback?,IEEE Transactions on Computers, Vol. 39, pp. 544?548, April 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"D.H. Lee and S.M. Reddy, ?On Determining Scan Flip-Flops in Partial-Scan Designs?, inProceedings of the International Conference on Computer-Aided Design, pp. 322?325, November 1990.","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"V. Chickermane and J.H. Patel, ?An Optimization Based Approach to the Partial Scan Design Problem?, inProceedings of the International Test Conference, pp. 377?386, September 1990.","DOI":"10.1109\/TEST.1990.114045"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar, A. Balakrishnan, and V.D. Agrawal, ?An Exact Algorithm for Partial Scan?, inProc. of the 31 st Design Automation Conf., pp. 81?86, June 1994.","DOI":"10.1145\/196244.196285"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"V. Chickermane and J.H. Patel, ?A Fault Oriented Partial Scan Design Approach?, inProceedings of the International Conference on Computer-Aided Design, pp. 400?403, November 1991.","DOI":"10.1109\/ICCAD.1991.185287"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"D. Kagaris and S. Tragoudas, ?Partial Scan with Retiming?, inProc. Design Automation Conference, pp. 249?254, 1993.","DOI":"10.1145\/157485.164881"},{"key":"CR7","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. Leiserson","year":"1991","unstructured":"C. Leiserson and J. Saxe, ?Retiming Synchronous Circuitry?,Algorithmica, Vol. 6, pp. 5?35, 1991.","journal-title":"Algorithmica"},{"key":"CR8","unstructured":"S. Dey and S.T. Chakradhar, ?Retiming Sequential Circuits To Enhance Testability?, inProceedings of the 12th IEEE VLSI Test Symposium, April 1994."},{"key":"CR9","first-page":"41","volume":"1","author":"C. Leiserson","year":"1983","unstructured":"C. Leiserson and J. Saxe, ?Optimizing Synchronous Systems?,Journal of VLSI and Computer Systems, Vol. 1, pp. 41?67, Spring 1983.","journal-title":"Journal of VLSI and Computer Systems"},{"key":"CR10","unstructured":"E. Brglez, D. Bryan, and K. Kozminski, ?Combinational Profiles of Sequential Benchmark Circuits?, inIEEE International Symposium on Circuits and Systems Proceedings, pp. 1029?1034, May 1989."},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal and S.T. Chakradhar, ?Combinational Theorems for Identifying Untestable Faults in Sequential Circuits?, inProc. European Test Conf., pp. 249?253, April 1993.","DOI":"10.1109\/ETC.1993.246559"},{"key":"CR12","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M. A. Breuer, and A.D. Friedman,Digital Systems Testing and Testable Design. Computer Science Press, New York, NY, 1990."},{"key":"CR13","doi-asserted-by":"crossref","first-page":"1066","DOI":"10.1109\/12.241596","volume":"42","author":"I. Pomeranz","year":"1993","unstructured":"I. Pomeranz and S.M. Reddy, ?Classification of Faults in Synchronous Sequential Circuits?,IEEE Transactions on Computers, Vol. 42, pp. 1066?1077, September 1993.","journal-title":"IEEE Transactions on Computers"},{"key":"CR14","doi-asserted-by":"crossref","first-page":"1015","DOI":"10.1109\/43.238038","volume":"12","author":"S.T. Chakradhar","year":"1993","unstructured":"S.T. Chakradhar, V.D. Agrawal, and S. Rothweiler, ?A Transitive Closure Algorithm for Test Generation?,IEEE Transactions on Computer-Aided Design, Vol. 12, pp. 1015?1028, July 1993.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"T.M. Niermann and J.H. Patel, ?HITEC: A Test Generation Package for Sequential Circuits?, inProc. EDAC, pp. 214?218, 1991.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"CR16","volume-title":"Combinatorial Optimization Algorithms and Complexity","author":"C.H. Papadimitriou","year":"1982","unstructured":"C.H. Papadimitriou and K. Steiglitz,Combinatorial Optimization Algorithms and Complexity, Englewood Cliffs, NJ: Prentice Hall, 1982."},{"key":"CR17","unstructured":"CPLEX. CPLEX Optimization, Inc., 930 Tahoe Blvd., Bldg. 802, Incline Village, NV 89451-9436, 1992."},{"key":"CR18","volume-title":"International Workshop on Logic Synthesis","author":"S. Yang","year":"1991","unstructured":"S. Yang, ?Logic Synthesis and Optimization Benchmarks, User Guide Version 3.0?, inInternational Workshop on Logic Synthesis (MCNC, Research Triangle Park, NC), May 1991."},{"key":"CR19","volume-title":"Digital Signal Processing: Theory, Applications and Hardware","author":"R. Haddad","year":"1991","unstructured":"R. Haddad and T. Parsons,Digital Signal Processing: Theory, Applications and Hardware, New York, NY: Computer Science Press, 1991."},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"E. Sentovich, K. Singh, C. Moon, H. Savoj, R. Brayton, and A. Sangiovanni-Vincentelli, ?Sequential Circuit Design using Synthesis and Optimization?, inProceedings of the International Conference on Computer Design, pp. 328?333, October 1992.","DOI":"10.1109\/ICCD.1992.276282"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"A.E. Maleh, T. Marchok, J. Rajski, and W. Maly, ?On Test Set Preservation of Retimed Circuits?, inProceedings of the 30th Design Automation Conference, pp. 176?182, June 1995.","DOI":"10.1145\/217474.217526"},{"key":"CR22","unstructured":"A. Balakrishnan and S.T. Chakradhar, ?Software Transformations for Sequential Test Generation?, inAsian Test Symposium, November 1995."},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar and S. Dey, ?Resynthesis and Retiming for Optimum Partial Scan?, inProc. of the 31 st ACM\/IEEE Design Automation Conf., pp. 87?93, June 1994.","DOI":"10.1145\/196244.196288"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993318.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993318\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:16:08Z","timestamp":1734884168000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":23,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995]]}},"alternative-id":["BF00993318"],"URL":"https:\/\/doi.org\/10.1007\/bf00993318","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995]]}}}