{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T05:21:12Z","timestamp":1648963272197},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/bf00993319","type":"journal-article","created":{"date-parts":[[2005,1,14]],"date-time":"2005-01-14T18:06:31Z","timestamp":1105725991000},"page":"115-124","source":"Crossref","is-referenced-by-count":5,"title":["Partial scan design and test sequence generation based on reduced scan shift method"],"prefix":"10.1007","volume":"7","author":[{"given":"Yoshinobu","family":"Higami","sequence":"first","affiliation":[]},{"given":"Seiji","family":"Kajihara","sequence":"additional","affiliation":[]},{"given":"Kozo","family":"Kinoshita","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.2032","volume":"5","author":"V.D. Agrawal","year":"1988","unstructured":"V.D. Agrawal, K.-T. Cheng, D.D. Johnson, and T. Lin, ?Designing Circuits with Partial Scan,?IEEE Design and Test of Comput., Vol. 5, pp. 8?15, April 1988.","journal-title":"IEEE Design and Test of Comput."},{"key":"CR2","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K.-T. Cheng","year":"1990","unstructured":"K.-T. Cheng and V.D. Agrawal, ?A Partial Scan Method for Sequential Circuits with Feedback,?IEEE Trans. on Comput., Vol. 39, pp. 544?548, April 1990.","journal-title":"IEEE Trans. on Comput."},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"K.K. Kim and C.R. Kime, ?Partial Scan by Use of Empirical Testability,?Proc. Int'l Conf. on CAD, pp. 314?317, November 1990.","DOI":"10.1109\/ICCAD.1990.129912"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"M. Abramovici and J.J. Kulikowski, ?The Best Flip-Flop to Scan,?Proc. Int'l Test Conf., pp. 166?173, October 1991.","DOI":"10.1109\/TEST.1991.519507"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"V. Chickermane and J.H. Patel, ?A Fault Oriented Partial Scan Design Approach,?Proc. Int'l Conf. on CAD, pp. 400?403, November 1991.","DOI":"10.1109\/ICCAD.1991.185287"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, L.N. Reddy, and S.M. Reddy, ?COMPACTEST: A Method to Generate Compact Test fets for Combinational Circuits,?Proc. Int'l Test Conf., pp. 194?203, October 1991.","DOI":"10.1109\/TEST.1991.519510"},{"key":"CR7","unstructured":"J.-S. Chang and C.-S. Lin, ?Test Compaction for Companational Circuits,?Proc. Asian Test Symp., pp. 20?25, November 1992."},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, ?Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits,?Proc. Design Automation Conf., pp. 102?106, 1993.","DOI":"10.1145\/157485.164617"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"R. Gupta and M.A. Breuer, ?Ordering Storage Elements in a Single Scan Chain,?Proc. Int'l Conf. on CAD, pp. 408?411, November 1991.","DOI":"10.1109\/ICCAD.1991.185289"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"S.Y. Lee and K.K. Saluja, ?An Algorithm to Reduce Test Application Time in Full Scan Designs,?Proc. Int'l Conf. on CAD, pp. 17?20, November 1992.","DOI":"10.1109\/ICCAD.1992.279405"},{"key":"CR11","first-page":"1676","volume":"76","author":"H. Higuchi","year":"1993","unstructured":"H. Higuchi, K. Hamaguchi, and S. Yajima, ?Compact Test Sequences for Scan-Based Sequential Circuits,?IEICE Trans. on Fundamentals, Vol. E76-A, pp. 1676?1683, October 1993.","journal-title":"IEICE Trans. on Fundamentals"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"Y. Higami, S. Kajihara, and K. Kinoshita, ?Reduced Scan Shift: A New Testing Method for Sequential Circuits,?Proc. Int'l Test Conf., pp. 624?630, October 1994.","DOI":"10.1109\/TEST.1994.528007"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"J.-S. Chang and C.-S. Lin, ?A Test Clock Reduction Method for Scan-Designed Circuits,?Proc. Int'l Test Conf., pp. 331?339, October 1994.","DOI":"10.1109\/TEST.1994.527967"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"S.P. Morley and R.A. Marlett, ?Selectable Length Partial Scan: A Method to Reduce Vector Length,?Proc. Int'l Test Conf., pp. 385?392, October 1991.","DOI":"10.1109\/TEST.1991.519698"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"P.-C. Chen, B.-D. Liu, and J.-F. Wang, ?Overall Consideration of Scan Design and Test Generation,?Proc. Int'l Conf. on CAD, pp. 9?12, November 1992.","DOI":"10.1109\/ICCAD.1992.279407"},{"key":"CR16","unstructured":"W.-J. Lai, C.-P. Kung, and C.-S. Lin, ?Test Time Reduction in Scan Designed Circuits,?Proc. European Design Conf., pp. 489?493, March 1993."},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"Y. Bertrand, F. Bance, and M. Renovell, ?Multiconfiguration Technique to Reduce Test Duration for Sequential Circuits,?Proc. Int'l Test Conf., pp. 989?997, October 1993.","DOI":"10.1109\/TEST.1993.470600"},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"S.Y. Lee and K.K. Saluja, ?Sequential Test Generation with Reduced Test Clocks for Partial Scan Designs,?Proc. IEEE VLSI Test Symp., pp. 220?225, May 1994.","DOI":"10.1109\/VTEST.1994.292309"},{"key":"CR19","first-page":"342","volume":"73","author":"S. Kajihara","year":"1990","unstructured":"S. Kajihara, N. Itazaki, and K. Kinoshita, ?Test Pattern Generation under the Observable Circumstance,?IEICE Trans. on Information and Systems, Vol. J73-D-1, pp. 342?349, March 1990 (in Japanese).","journal-title":"IEICE Trans. on Information and Systems"},{"key":"CR20","doi-asserted-by":"crossref","first-page":"1361","DOI":"10.1109\/12.247839","volume":"42","author":"T.P. Kelsey","year":"1993","unstructured":"T.P. Kelsey, K.K. Saluja, and S.Y. Lee, ?An Efficient Algorithm for Sequential Circuit Test Generation,?IEEE Trans. on Comput., Vol. 42, pp. 1361?1371, November 1993.","journal-title":"IEEE Trans. on Comput."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993319.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993319\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T22:58:44Z","timestamp":1556578724000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993319"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":20,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995]]}},"alternative-id":["BF00993319"],"URL":"https:\/\/doi.org\/10.1007\/bf00993319","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995]]}}}