{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:32Z","timestamp":1749205532751,"version":"3.32.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995]]},"DOI":"10.1007\/bf00993320","type":"journal-article","created":{"date-parts":[[2005,1,14]],"date-time":"2005-01-14T18:06:31Z","timestamp":1105725991000},"page":"125-137","source":"Crossref","is-referenced-by-count":27,"title":["Integration of partial scan and built-in self-test"],"prefix":"10.1007","volume":"7","author":[{"given":"Chih-Jen","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yervant","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudipta","family":"Bhawmik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","unstructured":"E. Eichelberger and T.W. Williams, ?A Logic Design Structure for LSI Testability,?Proc. 14th Design Autom. Conf., pp. 462?468, June 1977."},{"key":"CR2","unstructured":"E. Trischler, ?Incomplete Scan Path with an Automatic Test Generation Methodology,?Proc. Int'l. Test Conf., pp. 153?162, November 1980."},{"issue":"No. 4","key":"CR3","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/12.54846","volume":"39","author":"R. Gupta","year":"1990","unstructured":"R. Gupta, R. Gupta, and M. Breuer, ?The BALLAST Methodology for Structure Partial Scan design,?IEEE Trans. on Comput., Vol. 39, No. 4, pp. 538?544, April 1990.","journal-title":"IEEE Trans. on Comput."},{"issue":"No. 4","key":"CR4","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/12.54847","volume":"39","author":"K.T. Cheng","year":"1990","unstructured":"K.T. Cheng and V.D. Agrawal, ?A Partial Scan Method for Sequential Circuits with Feedbacks,?IEEE Trans. on Comput., Vol. 39, No. 4, pp. 544?548, April 1990.","journal-title":"IEEE Trans. on Comput."},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"D. Lee and S. Reddy, ?On Determining Scan Flip-flops in Partial Scan Designs,?Proc. Int'l. on f. on Computer Aided Design, pp. 322?325, November 1990.","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"S. Bhawmik, C.J. Lin, K.T. Cheng, and V.D. Agrawal, ?PASCANT: CAPartial Scan and Test Generation System,?Proc. IEEE 1991 Custom Integrated Circuits Conf., pp. 17.3.1?17.3.4, May 1991.","DOI":"10.1109\/CICC.1991.163995"},{"key":"CR7","unstructured":"K.T. Cheng and J. Jou, ?Timing-Driving Partial Scan for High Speed Circuits,?Proc. Int'l. onnf. on Computer Aided Design, pp. 404?407, November 1991."},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"S. Chakradhar, A. Balakrishnan, and V.D. Agrawal, ?An Exact Algorithm for Selecting Partial Scan Flip-Flops,?Proc. 31st Design Autom, Conf., pp. 81?87, June 1994.","DOI":"10.1145\/196244.196285"},{"key":"CR9","unstructured":"P. Bardell and W. McAnney, ?Self-Testing of Multiple Chip Modules,?Proc. Int'l Test Conf., pp. 200?204, November 1982."},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"C. Stroud, ?An Automated BIST Approach for General Sequential Synthesis,?Proc. 25th Design Autom. Conf., pp. 3?7, June 1988.","DOI":"10.1109\/DAC.1988.14726"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"M. Pradhan, E. O'Brien, S. Lam, and J. Bausang, ?Circular BIST with Partial Scan,?Proc. of Int'l. Test Conf., pp. 719?729, September 1988.","DOI":"10.1109\/TEST.1988.207857"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"H. Wunderlich and S. Hellebrand, ?The Pseudo-Exhaustive Test of Sequential Circuits,?Proc. Int'l. Test Conf., pp. 19?27, August 1989.","DOI":"10.1109\/TEST.1989.82273"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"E. Wu and P. Rutkowski, ?PEST- A Tool for Implementing Pseudo-Exhaustive Self Test,?Proc. European Design Autom. Conf., pp. 639?643, March 1990.","DOI":"10.1109\/EDAC.1990.136724"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"F. Muradali, V.K. Agarwal, and B. Nadeau-Dostie, ?A New Procedure for Weighted Random Built-In Self-Test,?Proc. Int'l. Test Conf., pp. 660?669, September 1990.","DOI":"10.1109\/TEST.1990.114081"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"C. Lin, Y. Zorian, and S. Bhawmik, ?PSBIST: A Partial Scan Based Built-In Self-Test Scheme,?Proc. Int'l. Test Conf., pp. 507?516, October 1993.","DOI":"10.1109\/TEST.1993.470660"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"Y. Zorian, ?A Distributed BIST Control Scheme for Complex VLSI Devices,?Proc. 12th IEEE VLSI Test Symp., pp. 4?9, April 1993.","DOI":"10.1109\/VTEST.1993.313316"},{"key":"CR17","unstructured":"IEEE Standard 1149.1?1990, ?IEEE Standard Test Abcess Port and Boundary Scan Architecture,? New York: IEEE Standard Board, May 1990."},{"key":"CR18","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1007\/BF00134016","volume":"1","author":"P.H. Bardell","year":"1990","unstructured":"P.H. Bardell, ?Design Considerations for Parallel Pseudorandom Pattern Generators,?J. of Electronic Testing: Theory and Applications, Vol. 1, pp. 73?87, February 1990.","journal-title":"J. of Electronic Testing: Theory and Applications"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"P. Maxwell, R. Aitken, V. Johansen, and I. Chiang, ?The Effect of Different Test Sets on Quality Level Prediction: When is 80% better than 90%??Proc. Int'l. Conf., pp. 358?364, September 1986.","DOI":"10.1109\/TEST.1991.519695"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, ?Combinational Profiles of Sequential Benchmark Circuits,?Proc. Int'l. Symposium on Circuits and Systems, pp. 1929?1934, May 1989.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"CR21","unstructured":"ACM\/SIGDA Benchmark Newsletter, June 1993-3-DAC'93 Edition, pp. 19?22."},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"R. Bencivenga, T. Chakraborty, and S. Davidson, ?The Areniteeture of the GENTEST Sequential Test Generator,?Proc. IEEE 1991 Custom Integrated Circuits Conf., pp. 17.1.1?17.1.4, May 1991.","DOI":"10.1109\/CICC.1991.164113"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"K. Cheng, ?An ATPG-Based Approach to Sequential Circuit Optimization,?Proc. Int'l. Conf. on Computer Aided Design. pp. 372?375, November 1991.","DOI":"10.1109\/ICCAD.1991.185279"},{"key":"CR24","unstructured":"A. Briers and K. Totton, ?Random Pattern Testability by East Fault Simulation,?Proc. Int'l. Test Conf., pp. 274?281, September 1986."},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"V. Iyengar and D. Brand, ?Synthesis of Pseudo-Random Pattern Testable Design,?Proc. Int'l. Test Conf., pp. 501?508, August 1989.","DOI":"10.1109\/TEST.1989.82333"},{"key":"CR26","unstructured":"F. Brglez, ?On Testability Analysis of Combinational Networks,?Proc. 1984 Custom Integrated Circuits Conf., pp. 221?225, May 1984."},{"key":"CR27","doi-asserted-by":"crossref","unstructured":"Y. Savaria, M. Youssef, B. Kaminska, and M. Koudil, ?Automatic Test Point Insertion for Pseudo-Random Testing,?Proc. Int'l. Symposium on Circuits and Systems, pp. 1960?1963, June 1991.","DOI":"10.1109\/ISCAS.1991.176793"},{"key":"CR28","unstructured":"B. Seiss, P. Trouborst, and M. Schulz, ?Test points Insertion for Scan-Based BIST,?Proc. of 2nd European Test Conf., pp. 253?262, April 1991."},{"issue":"No. 1","key":"CR29","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MDT.1985.294683","volume":"2","author":"S.K. Jain","year":"1985","unstructured":"S.K. Jain and V.D. Agrawal, ?Statistical Fault Analysis,?IEEE Design and Test of Computer, Vol. 2, No. 1, pp. 38?44, February 1985.","journal-title":"IEEE Design and Test of Computer"},{"key":"CR30","volume-title":"Built-In Test for VLSI Pseudorandom Technique","author":"P.H. Bardell","year":"1987","unstructured":"P.H. Bardell, W. McAnney, and J. Savir,Built-In Test for VLSI Pseudorandom Technique, New York: John Wiley and Sons, 1987."},{"key":"CR31","doi-asserted-by":"crossref","unstructured":"Y. Zorian and A. Ivanov, ?Programmable Space Compaction for BIST,?Proc. 23rd Fault Tolerant Computing Symp., pp. 340?349, June 1993.","DOI":"10.1109\/FTCS.1993.627337"},{"key":"CR32","unstructured":"Y. Zorian, ?On the Effectiveness of Output Data Specific Compaction for BIST,?Proc. International Symp. on Circuits and Systems, pp. 1881?1884, June 1991."},{"key":"CR33","doi-asserted-by":"crossref","unstructured":"Y. Savaria and B. Kaminska, ?Force-Observe, A New Design for Testability Approach,?IEEE International Symp. on Circuits and Systems, pp. 193?197, June 1988.","DOI":"10.1109\/ISCAS.1988.14899"},{"key":"CR34","doi-asserted-by":"crossref","unstructured":"N.S.V. Rao and S. Toida, ?Computational Complexity of Test Point Insertion and Decomposition,?Proc. Fifth Int'l. Conf. on VLSI Design, pp. 233?238, January 1992.","DOI":"10.1109\/ICVD.1992.658053"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993320.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00993320\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00993320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T16:16:14Z","timestamp":1734884174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00993320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"references-count":34,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995]]}},"alternative-id":["BF00993320"],"URL":"https:\/\/doi.org\/10.1007\/bf00993320","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995]]}}}